IP Library Granted Patent US 7,318,916
Granted Patent B2
US 7,318,916 · App. 11/341,847 · Granted Jan 15, 2008

Semiconductive GaAs wafer and method of making the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,318,916
App. No.
11/341,847
Granted
Jan 15, 2008
Kind
B2
Abstract

A semiconductive GaAs wafer has a diameter of 4 inches or more, and an in-wafer plane dislocation density of 30,000/cm 2 or more and 100,000/cm 2 or less. A semiconductive GaAs wafer is made by growing a GaAs single crystal under a temperature gradient of 20° C./cm or more and 150° C./cm or less formed in the crystal so that the semiconductive GaAs wafer has an in-wafer plane dislocation density of 30,000/cm 2 or more and 100,000/cm 2 or less.

Claims (10)

1. A semiconductive GaAs wafer comprising:

a diameter of 4 inches or more;

an in-wafer plane dislocation density of 30,000/cm 2 or more and 100,000/cm 2 or less; and

an in-wafer plane residual strain value |Sr−St| of 1.8×10 −5 or less, where the in-wafer plane residual strain valve |Sr−St| is measured by using a photoelastic phenomenon that a polarization plane is rotated according to a intensity of a stress.

2. A method of making a semiconductive GaAs wafer, comprising:

growing a GaAs single crystal under a temperature gradient of 20° C./cm or more and 150° C./cm or less formed in the crystal so that the semiconductive GaAs wafer comprises an in-wafer plane dislocation density of 30,000/cm 2 or more and 100,000/cm 2 or less.

3. The method according to claim 2 , further comprising:

annealing the GaAs single crystal after the GaAs single crystal growing step.

4. The method according to claim 3 , wherein:

the annealing comprises a maximum attained temperature of 900° C. or more and 1150° C. or less so that the semiconductive GaAs wafer comprises an in-wafer plane residual strain value |Sr−St| of 1.8×10 −5 or less.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 16, 2016
From: SCIOCS COMPANY LIMITED
To: SUMITOMO CHEMICAL COMPANY, LIMITED
Reel/Frame 037827/0453 →
COMPANY SPLIT Recorded Jul 24, 2015
From: HITACHI METALS, LTD.
To: SCIOCS COMPANY LIMITED
Reel/Frame 036181/0104 →
MERGER AND CHANGE OF NAME Recorded Dec 15, 2014
From: HITACHI CABLE, LTD.; HITACHI METALS, LTD.
To: HITACHI METALS, LTD.
Reel/Frame 034630/0897 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 7, 2006
From: YABUKI, SHINJI; WACHI, MICHINORI; DAIHOU, KOUJI
To: HITACHI CABLE, LTD.
Reel/Frame 017786/0301 →