IP Library Granted Patent US 7,323,785
Granted Patent B2
US 7,323,785 · App. 11/377,574 · Granted Jan 29, 2008

Semiconductor device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,323,785
App. No.
11/377,574
Granted
Jan 29, 2008
Kind
B2
Abstract

A through-electrode that penetrates a semiconductor substrate and that is insulatively separated from the semiconductor substrate includes an inner through-electrode, a quadrangular ring-shaped semiconductor, and an outer peripheral through-electrode. The quadrangular ring-shaped semiconductor is formed around the inner through-electrode, and the outer peripheral through-electrode is formed around the quadrangular ring-shaped semiconductor.

Claims (38)

1. A through-electrode that penetrates a semiconductor substrate and that is insulatively separated from the semiconductor substrate, the through-electrode comprising:

an inner through-electrode;

a quadrangular ring-shaped semiconductor; and an outer peripheral through-electrode, wherein the quadrangular ring-shaped semiconductor is formed around the inner through-electrode, and the outer peripheral through-electrode is formed around the quadrangular ring-shaped semiconductor.

2. The through-electrode according to claim 1 , wherein each of the quadrangular ring-shaped semiconductor and the outer peripheral through-electrode are in such a floating state that no potential is supplied.

3. The through-electrode according to claim 2 , wherein the inner through-electrode, the quadrangular ring-shaped semiconductor, and the outer peripheral through-electrode are insulatively separated from one another by insulating layers.

4. The through-electrode according to claim 2 , wherein:

the inner through-electrode includes a columnar semiconductor and an inner through conducting layer;

the columnar semiconductor has a square or rectangular cross-sectional shape;

the columnar semiconductor is arranged with the same spacing between opposing sides of the quadrangular ring-shaped semiconductor and the columnar semiconductor; and

the spaces between the opposing sides of the quadrangular ring-shaped semiconductor and the columnar semiconductor are filled in with the inner through conducting layer.

5. The through-electrode according to claim 2 , wherein:

the inner through-electrode includes a plurality of columnar semiconductors and an inner through conducting layer;

each of the columnar semiconductors has a square or rectangular cross-sectional shape;

the columnar semiconductors are arranged with the same spacing between opposing sides of the quadrangular ring-shaped semiconductor and the columnar semiconductors and between the adjacent columnar semiconductors; and

the spaces between the opposing sides of the quadrangular ring-shaped semiconductor and the columnar semiconductors and between the adjacent columnar semiconductors are filled in with the inner through conducting layer.

6. The through-electrode according to claim 4 , wherein the columnar semiconductor is insulatively separated from the inner through conducting layer by an inner through-electrode insulating layer.

7. The through-electrode according to claim 2 , wherein the quadrangular ring-shaped semiconductor is insulatively separated from the inner through conducting layer by the inner through-electrode insulating layer, and insulatively separated from the outer peripheral through conducting layer by the outer peripheral through-electrode insulating layer.

8. The through-electrode according to claim 2 , wherein the outer peripheral through-electrode includes the outer peripheral through conducting layer and the outer peripheral through-electrode insulating layer, and is insulatively separated from the quadrangular ring-shaped semiconductor and the semiconductor substrate by the outer peripheral through-electrode insulating layer.

9. The through-electrode according to claim 2 , wherein a thickness of each of the outer peripheral through conducting layer and the outer peripheral through-electrode insulating layer that constitute the outer peripheral through-electrode, is smaller than a thickness of the respective one of the inner through conducting layer and the inner through-electrode insulating layer that constitute the inner through-electrode.

10. The through-electrode according to claim 2 , further comprising:

at least one outer peripheral layer arranged outside the outer peripheral through-electrode, the at least one outer peripheral layer including a quadrangular ring-shaped semiconductor and an outer peripheral through-electrode.

11. The through-electrode according to claim 1 , wherein the inner through-electrode is connected to a bump directly, or indirectly via connection wiring.

12. A semiconductor device formed by stacking semiconductor chips, each of the semiconductor chips comprising:

an inner through-electrode that penetrates a semiconductor substrate;

a quadrangular ring-shaped semiconductor formed around the inner through-electrode; and

an outer peripheral through-electrode formed around the outer periphery of the quadrangular ring-shaped semiconductor.

13. The semiconductor device according to claim 12 , wherein each of the quadrangular ring-shaped semiconductor and the outer peripheral through-electrode are in such a floating state that no potential is supplied.

14. The semiconductor device according to claim 13 , wherein the inner through-electrode includes a plurality of columnar semiconductors and an inner through conducting layer, and is insulatively separated from the quadrangular ring-shaped semiconductor by an inner through-electrode insulating layer.

15. The semiconductor device according to claim 13 ,

wherein the plurality of columnar semiconductors is arranged with the same spacing between opposing sides of the quadrangular ring-shaped semiconductor and the columnar semiconductors or between the adjacent columnar semiconductors; and

wherein the spaces between the opposing sides of the quadrangular ring-shaped semiconductor and the columnar semiconductors and between the adjacent columnar semiconductors are filled in with the inner through conducting layer.

16. The semiconductor device according to claim 13 , wherein each of the columnar semiconductors is insulatively separated from the inner through conducting layer by the inner through-electrode insulating layer.

17. The semiconductor device according to claim 13 , further comprising:

at least one outer peripheral layer arranged outside the outer peripheral through-electrode, the at least one outer peripheral layer including a quadrangular ring-shaped semiconductor and an outer peripheral through-electrode.

18. The semiconductor device according to claim 12 ,

wherein the inner through-electrode is connected to a bump directly, or indirectly via connection wiring; and

wherein the semiconductor chips are stacked by the bump.

19. The through-electrode according to claim 5 , wherein the columnar semiconductor is insulatively separated from the inner through conducting layer by an inner through-electrode insulating layer.

Assignments (11)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 9, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050937/0001 →
RELEASE OF SECURITY INTEREST Recorded Aug 23, 2018
From: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 047243/0001 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Jun 8, 2017
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 043079/0001 →
PATENT SECURITY AGREEMENT Recorded Jun 2, 2016
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 038954/0001 →
SECURITY INTEREST Recorded May 12, 2016
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 038669/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 9, 2014
From: ELPIDA MEMORY, INC.
To: MICRON TECHNOLOGY, INC.
Reel/Frame 032645/0422 →
RELEASE OF SECURITY INTEREST Recorded Feb 24, 2014
From: APPLE, INC
To: ELPIDA MEMORY, INC.
Reel/Frame 032331/0637 →
SECURITY AGREEMENT Recorded May 15, 2012
From: ELPIDA MEMORY, INC.
To: APPLE INC.
Reel/Frame 028209/0477 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 13, 2006
From: UCHIYAMA, SHIRO
To: ELPIDA MEMORY, INC.
Reel/Frame 017786/0293 →