IP Library Granted Patent US 7,746,656
Granted Patent B2
US 7,746,656 · App. 11/383,407 · Granted Jun 29, 2010

Offset integrated circuit package-on-package stacking system

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,746,656
App. No.
11/383,407
Granted
Jun 29, 2010
Kind
B2
Abstract

An offset integrated circuit package-on-package stacking system is provided including providing a base substrate, providing an array of contact pads on the base substrate, mounting an active component and an optional passive component on the base substrate, injecting a mold cap on the base substrate, mounting an offset package on the base substrate and the mold cap, and singulating a package-on-package from the base substrate.

Claims (39)

1. A method of manufacturing an offset integrated circuit package-on-package stacking system comprising:

providing a base substrate;

providing an array of contact pads on the base substrate;

mounting an active component and an optional passive component on the base substrate;

forming a mold cap on the base substrate;

mounting an offset package on the base substrate and the mold cap including leaving a portion of a top surface of the mold cap exposed; and

singulating a package-on-package.

2. The method as claimed in claim 1 further comprising providing a dual profile mold cap on the base substrate.

3. The method as claimed in claim 1 further comprising providing a gap filler between the offset package and a step down flange of a dual profile mold cap.

4. The method as claimed in claim 1 further comprising providing a system interconnect between the offset package and the array of contact pads on the base substrate.

5. The method as claimed in claim 1 further comprising providing an overlap region between the base mold cap and the offset package.

6. A method of manufacturing an offset integrated circuit package-on-package stacking system comprising:

providing a base substrate;

providing an array of contact pads on the base substrate;

mounting an active component and an optional passive component on the base substrate forms sections on the base substrate, providing a mirrored symmetry, a rotational symmetry, a translation symmetry, or a combination thereof among the sections;

injecting a mold cap on the base substrate using a mold gate positioned at the edge of a base substrate top surface;

mounting an offset package on the base substrate and the mold cap including leaving a portion of a top surface of the mold cap exposed; and

singulating a package-on-package.

7. The method as claimed in claim 6 further comprising providing a dual profile mold cap on the base substrate, where the dual profile mold cap includes a step down flange around the perimeter.

8. The method as claimed in claim 6 further comprising providing a gap filler between the offset package and a step down flange of a dual profile mold cap, where providing the gap filler includes providing a die attach material.

9. The method as claimed in claim 6 further comprising providing a system interconnect between the offset package and the array of contact pads on the base substrate, in which the system interconnect includes providing a solder ball.

10. The method as claimed in claim 6 further comprising providing an overlap region between the base mold cap and the offset package, where the overlap region is located over a corner, over an edge, or a combination thereof.

11. An offset integrated circuit package-on-package stacking system comprising:

a base substrate;

an array of contact pads on the base substrate;

an active component and an optional passive component on the base substrate;

a mold cap on the base substrate; and

an offset package on the base substrate and the mold cap includes a portion of a top surface of the mold cap exposed.

12. The system as claimed in claim 11 further comprising a dual profile mold cap on the base substrate.

13. The system as claimed in claim 11 further comprising a gap filler between the offset package and a step down flange of a dual profile mold cap.

14. The system as claimed in claim 11 further comprising a system interconnect between the offset package and the array of contact pads on the base substrate.

15. The system as claimed in claim 11 further comprising an overlap region between the base mold cap and the offset package.

16. The system as claimed in claim 11 further comprising:

sections formed on the base substrate provide a mirrored symmetry, a rotational symmetry, a translation symmetry, or a combination thereof among the sections; and

a mold gate positioned at the edge of a base substrate top surface.

17. The system as claimed in claim 16 further comprising a dual profile mold cap on the base substrate, where the dual profile mold cap includes a step down flange around the perimeter.

18. The system as claimed in claim 16 further comprising a gap filler between the offset package and a step down flange of a dual profile mold cap, in which the gap filler includes a die attach material provided.

19. The system as claimed in claim 16 further comprising a system interconnect between the offset package and the array of contact pads on the base substrate, in which the system interconnect includes a solder ball.

20. The system as claimed in claim 16 further comprising an overlap region between the base mold cap and the offset package, where the overlap region is located over a corner, over an edge, or a combination thereof.

Assignments (7)
CORRECTIVE ASSIGNMENT TO CORRECT THE CONVEYING PARTY DATA FROM STATS CHIPPAC PTE. LTE. TO STATS CHIPPAC LTD. AND CORRECT THE NAME OF RECEIVING PARTY DATA FROM STATS CHIPPAC PTE. LTE. TO STATS CHIPPAC PTE. LTD. PREVIOUSLY RECORDED AT REEL: 64838 FRAME: 948. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME. Recorded May 29, 2024
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 067534/0872 →
CORRECT ERROR IN ASSIGNMENT NAME FROM STATS CHIPPAC PTE. LTE. TO STATS CHIPPAC PTE. LTD. (REEL: 038378 FRAME: 0328 Recorded Aug 30, 2023
From: STATS CHIPPAC PTE. LTE.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 064838/0948 →
RELEASE OF SECURITY INTEREST Recorded Jun 15, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052935/0327 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0328 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 2, 2006
From: SHIM, IL KWON; HAN, BYUNG JOON; CHOW, SENG GUAN
To: STATS CHIPPAC LTD.
Reel/Frame 017713/0251 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 30, 2006
From: SHIM, IL KWON; HAN, BYUNG JOON; CHOW, SENG GUAN
To: STATS CHIPPAC LTD.
Reel/Frame 017703/0533 →