IP Library Granted Patent US 7,477,076
Granted Patent B2
US 7,477,076 · App. 11/566,607 · Granted Jan 13, 2009

Low-voltage, low-power-consumption, and high-speed differential current-sense amplification

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,477,076
App. No.
11/566,607
Granted
Jan 13, 2009
Kind
B2
Abstract

A differential current-sensing amplifier includes two inverters, two resistors, a NOR gate, and five switches. The first inverter has a first output; the second inverter has a second output. The first resistor is connected between the first inverter and ground; the second resistor is connected between the second inverter and ground. A current to be sensed is input between the first resistor and the first inverter; a reference current is input between the second resistor and the second inverter. The first switch is connected between the first output and ground, the second switch is connected between the second output and ground, and the third switch is connected between the first and the second inverters and power. The first and the second switches are turned off, and the third switch is turned on, to compare the current to be sensed in relation to the reference current.

Claims (42)

1. A differential current-sensing amplifier comprising:

a first inverter having a first output;

a second inverter having a second output;

a first resistor connected between the first inverter and ground, a current to be sensed input between the first resistor and the first inverter;

a second resistor connected between the second inverter and ground, a reference current in relation to which the current to be sensed is compared input between the second resistor and the second inverter;

a first switch connected between the first output and ground, the first switch turned off to compare the current to be sensed in relation to the reference current;

a second switch connected between the second output and ground, the second switch turned off to compare the current to be sensed in relation to the reference current;

a third switch connected between the first and the second inverters and power, the third switch turned on to compare the current to be sensed in relation to the reference current;

a fourth switch connecting the current to be sensed to a point between the first resistor and the first inverter;

a fifth switch connecting the reference current to a point between the second resistor and the second inverter; and,

a NOR gate having inputs connected to the first and the second outputs, and an output controlling the fourth and the fifth switches.

2. The differential current-sensing amplifier of claim 1 , wherein the first output is high when the current to be sensed is greater than the reference current, the first and second switches have been turned off, and the third switch has been turned on.

3. The differential current-sensing amplifier of claim 1 , wherein the second output is high when the current to be sensed is less than the reference current, the first and second switches have been turned off, and the third switch has been turned on.

4. The differential current-sensing amplifier of claim 1 , wherein current just momentarily flows through the differential current-sensing amplifier, only after the first and the second switches have been turned off and the third switch has been turned on, and current does not otherwise flow through the differential current-sensing amplifier.

5. The differential current-sensing amplifier of claim 1 , wherein the first inverter comprises a pair of switches serially connected to one another, where the first output is situated between the switches, and wherein the second inverter comprises a pair of switches, wherein the second output is situated between the switches.

6. The differential current-sensing amplifier of claim 5 , wherein each switch of the first and the second inverters comprises a transistor.

7. The differential current-sensing amplifier of claim 1 , wherein each of the first, second, and third switches comprises a transistor.

8. The differential current-sensing amplifier of claim 1 , wherein a potential at one of the first and the second outputs is substantially close to, but not exactly equal to, a potential at ground.

9. The differential current-sensing amplifier of claim 1 , wherein a potential at one of the first and the second outputs is equal to a power supply potential.

10. The differential current-sensing amplifier of claim 1 , wherein each of the fourth and fifth switches comprises a transistor.

11. A differential current-sensing amplifier comprising:

a first input to receive a current to be sensed;

a second input to receive a reference current;

a first output indicating whether the current to be sensed is greater than the reference current;

a second output indicating whether the current to be sensed is less than the reference current;

a NOR gate; and,

a plurality of switches to control comparing of the current to be sensed in relation to the reference current,

wherein current just momentarily flows through the differential current-sensing amplifier, only after the switches have been actuated to control comparing of the current to be sensed in relation to the reference current, and current does not otherwise flow through the differential current-sensing amplifier,

wherein the switches comprise:

a first switch connected between the first output and ground and turned off to compare the current to be sensed in relation to the reference current;

a second switch connected between the second output and ground and turned off to compare the current to be sensed in relation to the reference current;

a third switch connected between the inverters and power and turned on to compare the current to be sensed in relation to the reference current;

a fourth switch connecting the current to be sensed to a point between the first resistor and the first inverter; and,

a fifth switch connecting the reference current to a point between the second resistor and the second inverter, and

wherein the NOR gate has inputs connected to the first and the second outputs, and an output controlling the fourth and the fifth switches.

12. The differential current-sensing amplifier of claim 11 , further comprising:

a first inverter providing the first output;

a second inverter providing the second output;

a first resistor connected between the first inverter and ground, the first input connected between the first resistor and the first inverter; and,

a second resistor connected between the second inverter and ground, the second input connected between the second resistor and the second inverter.

13. The differential current-sensing amplifier of claim 11 , wherein a potential at one of the first and the second outputs is substantially close to, but not exactly equal to, a potential at ground.

14. The differential current-sensing amplifier of claim 11 , wherein a potential at one of the first and the second outputs is equal to a power supply potential.

Assignments (9)
PARTIAL RELEASE OF SECURITY INTERESTS Recorded Apr 25, 2025
From: JPMORGAN CHASE BANK, N.A., AS AGENT
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 071382/0001 →
SECURITY AGREEMENT Recorded Apr 25, 2025
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 071050/0001 →
PATENT COLLATERAL AGREEMENT Recorded Aug 23, 2024
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS THE AGENT
Reel/Frame 068762/0494 →
CHANGE OF NAME Recorded Jun 27, 2024
From: SANDISK TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067982/0032 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 29, 2024
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067567/0682 →
PATENT COLLATERAL AGREEMENT - A&R LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 064715/0001 →
PATENT COLLATERAL AGREEMENT - DDTL LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 067045/0156 →
RELEASE OF SECURITY INTEREST AT REEL 052915 FRAME 0566 Recorded Feb 8, 2022
From: JPMORGAN CHASE BANK, N.A.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 059127/0001 →
SECURITY INTEREST Recorded Feb 6, 2020
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS AGENT
Reel/Frame 052915/0566 →