IP Library Granted Patent US 7,755,179
Granted Patent B2
US 7,755,179 · App. 11/575,864 · Granted Jul 13, 2010

Semiconductor package structure having enhanced thermal dissipation characteristics

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,755,179
App. No.
11/575,864
Granted
Jul 13, 2010
Kind
B2
Abstract

In an exemplary embodiment, a packaged device having enhanced thermal dissipation characteristics includes a semiconductor chip having a major current carrying or heat generating electrode. The semiconductor chip is oriented so that the major current carrying electrode faces the top of the package or away from the next level of assembly. The packaged device further includes a conductive clip for coupling the major current carrying electrode to a next level of assembly, and a heat spreader device formed on or integral with the conductive clip. A portion of the heat spreader device may be optionally exposed.

Claims (11)

1. A semiconductor package having enhanced thermal dissipation comprising:

a lead frame including a terminal portion;

a first semiconductor device having a first electrode on a surface;

a conductive clip having first and second opposed major surfaces, wherein the first major surface is coupled to the first electrode, and wherein the conductive clip is further coupled to the terminal portion;

a second semiconductor device coupled to the second major surface of the conductive clip and overlying at least a portion of the first semiconductor device;

a thermally conductive device coupled to the second major surface of the conductive clip and having a portion that spans to overlie at least a portion of the second semiconductor device; and

an encapsulating layer covering the semiconductor package including at least a portion of the thermally conductive device.

2. The package of claim 1 , wherein the first semiconductor device comprises a MOSFET.

3. The package of claim 1 , wherein the second semiconductor device comprises a Schottky device.

4. The package of claim 1 , wherein the encapsulating layer comprises a material having a thermal conductivity greater than or equal to about 3.0 Watts/mK.

5. The package of claim 1 , wherein the package is configured as a leadless package.

Assignments (4)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Aug 25, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 039853/0001 →
SECURITY INTEREST Recorded Apr 15, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 038620/0087 →
RELEASE OF SECURITY INTEREST Recorded Sep 4, 2014
From: JPMORGAN CHASE BANK, N.A.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 033686/0092 →