IP Library Granted Patent US 7,975,151
Granted Patent B2
US 7,975,151 · App. 11/585,241 · Granted Jul 5, 2011

Decryption key table access control on ASIC or ASSP

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,975,151
App. No.
11/585,241
Granted
Jul 5, 2011
Kind
B2
Abstract

An ASIC or ASSP has processor circuitry ( 110 ), a predetermined initialization program ( 100 ) for execution by the processor circuitry at power up, and a non-volatile key table ( 120 ) readable by the initialization program, and not accessible otherwise by the processor circuitry. The initialization program reads a key index associated with encrypted data, from external memory, and uses the key index to read a corresponding key from the table, to decrypt the encrypted data for use by the processor circuitry. Optionally another key is first decrypted and used for the decryption of the encrypted data. By keeping the key on board the chip and restricting access in this way, the key and therefore the encrypted data can be protected from software based reverse engineering. This means the encrypted data can cheaper memory chips or other storage. Thus the processor circuitry can be formed on a smaller integrated circuit.

Claims (18)

1. An integrated circuit having processor circuitry, a predetermined initialization program for execution by the processor circuitry at power up, and a non-volatile store readable by the initialization program, and not accessible otherwise by the processor circuitry, the initialization program being arranged to read a key index associated with particular encrypted data, and to use the key index to read a corresponding key from the non-volatile store, the corresponding key being suitable to decrypt the particular encrypted data for use by the processor circuitry or is suitable for a customer defined encryption key to be decrypted, which customer defined encryption key is then used to decrypt the encrypted data, the initialization program being further arranged to disable access to the non-volatile store until the next power up after having allowed a predetermined number of accesses to the non-volatile store.

2. The integrated circuit of claim 1 , the non-volatile store being read only memory.

3. The integrated circuit of claim 1 , the non-volatile store having a table having a number of keys, each having a corresponding key index.

4. The integrated circuit of claim 1 , the initialization program being arranged to read in the key index from an external location.

5. The integrated circuit of claim 4 , wherein the key index is located at a predetermined address.

6. The integrated circuit of claim 1 , having key table gate circuitry arranged to allow a number of key read operations by the initialization program and then prevent further access until the next power up.

7. The integrated circuit of claim 1 , the processor circuitry being arranged to carry out the decryption on board.

8. The integrated circuit of claim 7 , wherein the processor circuitry is arranged to carry out the decryption on board using, partly or completely, a decryption block in hardware or using any other kind of on board co-processor.

9. The integrated circuit of claim 1 , the decrypted data having executable code, and the processor circuitry being arranged to execute the code.

10. The integrated circuit of claim 1 , the processor circuitry comprising a digital signal processor.

11. The integrated circuit of claim 1 , having one or more analog signal inputs and analog to digital conversion circuitry.

12. The integrated circuit of claim 1 , the encrypted data comprising digital signal processing algorithms.

13. The integrated circuit of claim 1 , comprising an ASIC or an ASSP.

14. A system having the integrated circuit of claim 1 and an external storage device coupled to the integrated circuit, for storing the encrypted data and the key index.

15. The system of claim 14 , the external storage device comprising rewritable storage.

16. The system of claim 14 having an interface to enable rewriting of the external storage device from another system.

17. A method of manufacturing the integrated circuit of claim 1 , having the steps of assigning a number of secure keys and their corresponding key indexes to each of a number of customers, and manufacturing a common integrated circuit for those customers by storing the secure keys in the read only non-volatile store so as to be accessible using their corresponding key index.

18. A method of customizing the system of claim 14 , the method having the steps of obtaining a secure copy of the key and of its corresponding key index, encrypting data according to the key, for use by the processor circuitry of the system, storing the encrypted data and the key index in the external storage device of the system, such that on power up of the system, the key index can be accessed by the integrated circuit and the encrypted data can be read by the integrated circuit, and decrypted and used by the processor circuitry or a customer defined encryption key is decrypted, which customer defined encryption key is then used to decrypt the encrypted data.

Assignments (7)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Aug 25, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 039853/0001 →
SECURITY INTEREST Recorded Apr 15, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 038620/0087 →
CORRECTIVE ASSIGNMENT TO CORRECT THE UNDERLYING DOCUMENT TO INCLUDE EXHIBIT A AND EXHIBIT B PREVIOUSLY RECORDED ON REEL 024446 FRAME 0744. ASSIGNOR(S) HEREBY CONFIRMS THE AGREEMENT OF ADMISSION AND DISSOLUTION. Recorded Mar 8, 2016
From: EMMA MIXED SIGNAL C.V.
To: ON SEMICONDUCTOR TRADING, LTD.
Reel/Frame 038026/0816 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 26, 2012
From: ON SEMICONDUCTOR TRADING, LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 028447/0926 →
AGREEMENT OF ADMISSION AND DISSOLUTION Recorded May 26, 2010
From: EMMA MIXED SIGNAL C.V.
To: ON SEMICONDUCTOR TRADING LTD.
Reel/Frame 024446/0744 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 10, 2007
From: COENEN, IVO LEONARDUS
To: EMMA MIXED SIGNAL C.V.
Reel/Frame 018759/0033 →