IP Library Granted Patent US 7,809,962
Granted Patent B2
US 7,809,962 · App. 11/616,687 · Granted Oct 5, 2010

Power management block for use in a non-volatile memory system

Assignee: SanDisk Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,809,962
App. No.
11/616,687
Granted
Oct 5, 2010
Kind
B2
Abstract

Methods and apparatus for enabling a power up process of a non-volatile memory to occur efficiently are disclosed. According to one aspect of the present invention, a method for utilizing a memory system that has a non-volatile memory with at least one reserved memory area includes providing power to the memory system, initializing the non-volatile memory, and writing a first signature into the reserved memory area. The first signature is arranged to indicate that the memory system was successfully initialized. In one embodiment, the method also includes executing a power down process on the memory system, and writing a second signature into the reserved memory area which indicates that the power down process has been executed.

Claims (40)

1. A method for utilizing a memory system, the memory system including a non-volatile memory, the non-volatile memory including at least one reserved memory area, the method comprising:

providing power to the memory system;

initializing the non-volatile memory;

writing a first signature into a first page of the at least one reserved memory area, the first signature indicating that the memory system was successfully initialized;

executing a power down process on the memory system;

writing a second signature into a second page of the at least one reserved memory area that is distinct from the first page of the at least one reserved memory area, the second signature indicating that the power down process has been executed; and

determining whether to perform a data recovery process based on the presence of the first signature in the first page of the at least one reserved memory area and the presence of the second signature in the second page of the at least one reserved memory area.

2. The method of claim 1 , further comprising:

removing power from the memory system after writing the second signature into the second page of the at least one reserved memory area.

3. The method of claim 1 , wherein writing the second signature into the second page of the at least one reserved memory area includes writing additional information with the second signature into the second page of the at least one reserved memory area.

4. The method of claim 1 , wherein the at least one reserved memory area is a block that comprises the first and second pages, and writing the second signature into the second page of the at least one reserved memory area includes writing the second signature into the second page of the block.

5. The method of claim 4 , wherein writing the first signature into the first page of the at least one reserved memory area includes writing the first signature into the first page of the block.

6. The method of claim 1 , wherein executing the power down process includes at least one of completing a file copying process and resolving physical blocks associated with the non-volatile memory.

7. The method of claim 1 , wherein writing the first signature into the first page of the at least one reserved memory area includes writing additional information with the first signature into the first page of the at least one reserved memory area.

8. The method of claim 1 , wherein the at least one reserved memory area is a block that comprises the first and second pages, and writing the first signature into the first page of the at least one reserved memory area includes writing the first signature into the first page of the block.

9. The method of claim 1 wherein the non-volatile memory is a NAND flash memory.

10. A memory system comprising:

a non-volatile memory including at least one reserved memory area;

means for providing power;

means for initializing the non-volatile memory;

means for writing a first signature into a first page of the at least one reserved memory area, wherein the first signature indicating that the non-volatile memory was successfully initialized;

means for executing a power down process on the memory system;

means for writing a second signature into a second page of the at least one reserved memory area that is distinct from the first page of the at least one reserved memory area, the second signature indicating that the power down process has been executed; and

means for determining whether to perform a data recovery process based on the presence of the first signature in the first page of the at least one reserved memory area and the presence of the second signature in the second page of the at least one reserved memory area.

11. The memory system of claim 10 , wherein the at least one reserved memory area is a block comprising the first and second pages, and writing the first signature into the first page of the at least one reserved memory area includes writing the first signature into the first page of the block and writing the second signature into the second page of the at least one reserved memory area includes writing the second signature into the second page of the block.

12. The memory system of claim 10 wherein the non-volatile memory is a NAND flash memory.

13. A memory device comprising:

code devices that are arranged to maintain at least one reserved memory area within a non-volatile memory;

code devices that cause a first signature to be written into a first page of the at least one reserved memory area, the first signature indicating that the non-volatile memory was successfully initialized;

code devices that cause a second signature to be written into a second page of the at least one reserved memory area that is distinct from the first page of the at least one reserved memory area, the second signature indicating that the power down process has been executed;

code devices for determining whether to perform a data recovery process based on the presence of the first signature in the first page of the at least one reserved memory area and the presence of the second signature in the second page of the at least one reserved memory area; and

a memory section that is arranged to store the code devices.

14. The memory device of claim 13 , wherein the at least one reserved memory area is a block comprising the first and second pages, and the code devices that cause the first signature to be written into the first page of the at least one reserved memory area include code devices that cause the first signature to be written into the first page of the block and the code devices that cause the second signature to be written into the second page of the at least one reserved memory area include code devices that cause the second signature to be written into the second page of the block.

15. The memory device of claim 13 , wherein the code devices are one of software code devices and firmware code devices.

16. A memory system comprising:

a non-volatile memory, the non-volatile memory including at least one reserved memory area;

a controller, the controller being arranged to initialize the non-volatile memory and to write a first signature into a first page of the at least one reserved memory area, wherein the first signature indicates that the memory system was successfully initialized;

wherein the controller is further arranged to execute a power down process on the memory system and to write a second signature into a second page of the at least one reserved memory area that is distinct from the first page of the at least one reserved memory area, the second signature indicating that the power down process has been executed;

wherein the controller is further arranged to determine whether to perform a data recovery process based on the presence of the first signature in the first page of the at least one reserved memory area and the presence of the second signature in the second page of the at least one reserved memory area.

17. The system of claim 16 wherein the non-volatile memory is a NAND flash memory.

Assignments (14)
PARTIAL RELEASE OF SECURITY INTERESTS Recorded Apr 25, 2025
From: JPMORGAN CHASE BANK, N.A., AS AGENT
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 071382/0001 →
SECURITY AGREEMENT Recorded Apr 25, 2025
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 071050/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 31, 2024
From: SANDISK TECHNOLOGIES LLC
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 069796/0423 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded May 27, 2016
From: SANDISK CORPORATION; SANDISK TECHNOLOGIES, INC.
To: SANDISK CORPORATION
Reel/Frame 038825/0137 →
CHANGE OF NAME Recorded May 25, 2016
From: SANDISK TECHNOLOGIES INC
To: SANDISK TECHNOLOGIES LLC
Reel/Frame 038809/0472 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 31, 2016
From: LONGITUDE FLASH MEMORY SYSTEMS SARL
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 038166/0445 →
CONFIRMATORY LICENSE Recorded Dec 29, 2014
From: CORNELL UNIVERSITY / CORNELL RESEARCH FOUNDATION. INC.
To: NATIONAL SCIENCE FOUNDATION
Reel/Frame 034709/0696 →
CHANGE OF NAME Recorded Dec 12, 2013
From: PS2 LUXCO S.A.R.L.
To: LONGITUDE FLASH MEMORY SYSTEMS S.A.R.L.
Reel/Frame 031814/0068 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 6, 2013
From: PS3 LUXCO SARL
To: PS2 LUXCO SARL
Reel/Frame 031734/0555 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 5, 2013
From: INTELLIGENT INTELLECTUAL PROPERTY HOLDINGS LLC
To: PS3 LUXCO SARL
Reel/Frame 031723/0836 →
SECURITY AGREEMENT Recorded Aug 21, 2013
From: INTELLIGENT INTELLECTUAL PROPERTY HOLDINGS LLC
To: SANDISK CORPORATION
Reel/Frame 031074/0651 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ADDRESS OF THE ASSIGNOR IN THE ASSIGNMENT DOCUMENT PREVIOUSLY RECORDED ON REEL 030953 FRAME 0416. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Aug 8, 2013
From: SANDISK TECHNOLOGIES, INC.
To: INTELLIGENT INTELLECTUAL PROPERTY HOLDINGS LLC.
Reel/Frame 030994/0046 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 6, 2013
From: SANDISK TECHNOLOGIES, INC.
To: INTELLIGENT INTELLECTUAL PROPERTY HOLDINGS LLC.
Reel/Frame 030953/0416 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 24, 2011
From: SANDISK CORPORATION
To: SANDISK TECHNOLOGIES INC.
Reel/Frame 026335/0372 →
Continuity (3)
Division 1068562400 · Oct 14, 2003
Provisional Application 6042216600 · Oct 28, 2002
Related Publication 20070106919A1 · May 10, 2007