IP Library Granted Patent US 7,482,183
Granted Patent B2
US 7,482,183 · App. 11/625,377 · Granted Jan 27, 2009

Light emitting diode with degenerate coupling structure

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,482,183
App. No.
11/625,377
Granted
Jan 27, 2009
Kind
B2
Abstract

An electronic device includes a conductive n-type substrate, a Group III nitride active region, an n-type Group III-nitride layer in vertical relationship to the substrate and the active layer, at least one p-type layer, and means for providing a non-rectifying conductive path between the p-type layer and the n-type layer or the substrate. The non-rectifying conduction means may include a degenerate junction structure or a patterned metal layer.

Claims (47)

1. A method of forming a light emitting device (LED) that incorporates a Group III nitride layer, the method comprising:

forming an n-type Group III nitride active region on an n-type semiconductor layer;

forming a p-type semiconductor layer on the active region;

forming a degenerate junction structure on the p-type semiconductor layer;

forming an n-type contact layer on the degenerate junction structure, wherein the degenerate junction structure includes at least one p-n junction for coupling the p-type semiconductor layer to the n-type contact layer to thereby permit electric current flow from the n-type contact layer to the active region.

2. A method of forming an LED according to claim 1 wherein the step of forming the degenerate junction structure comprises forming a p-n junction structure from a degeneratively-doped p-type silicon carbide epilayer on the p-type semiconductor layer and a degeneratively-doped n-type silicon carbide epilayer on the p-type silicon carbide epilayer.

3. A method of forming an LED according to claim 1 wherein the carrier concentration in the degeneratively doped p-n junction structure is above about 1×10 19 cm −3 .

4. A method of forming an LED according to claim 2 , wherein the step of forming the p-type epilayer comprises forming a layer of silicon carbide doped with aluminum.

5. A method o forming an LED according to claim 2 , wherein the step of forming the n-type epilayer comprises forming a layer of silicon carbide doped with a dopant selected from the group consisting of nitrogen and phosphorous.

6. A method of forming an LED according to claim 1 wherein the step of forming the degenerate junction structure comprises forming a p-n junction structure from a degeneratively-doped p-type Group III nitride epilayer on the p-type semiconductor layer and a degeneratively-doped n-type Group III nitride epilayer on the p-type silicon carbide epilayer.

7. A method of forming an LED according to claim 1 wherein the carrier concentration in each layer of the degeneratively doped p-n junction structure is above about 1×10 19 cm −3 .

8. A method of forming an LED according to claim 1 wherein the step of forming the degenerate junction structure comprises forming a p-n junction structure from a degeneratively-doped p-type Group II-VI epilayer on the p-type semiconductor layer and a degeneratively-doped n-type Group II-VI epilayer on the p-type Group II-VI carbide epilayer.

9. A method of forming an LED according to claim 8 wherein the carrier concentration in each layer of the degeneratively doped p-n junction structure is above about 1×10 19 cm −3 .

10. A method of forming an LED according to claim 1 wherein step of forming the degenerate junction structure comprises forming a p-type semiconductor layer and an n-type semiconductor layer, both of which are thin enough to substantially avoid absorption of light emitted from the active region.

11. A method of forming an LED according to claim 10 wherein the step of forming the degenerate junction structure comprises forming layers of a p-type epilayer and an n-type epilayer that are each less than about 1000 Å thick.

12. A method of forming an LED according to claim 1 , wherein the step of forming the active region comprises forming the n-type semiconductor layer on a substrate, wherein the substrate comprises a single crystal silicon carbide selected from the group consisting of the 3C, 4H, 6H, and 15R polytypes.

13. A method of forming an LED according to claim 1 , wherein the step of forming the active region comprises forming the n-type semiconductor layer on a substrate, wherein the substrate comprises a Group III nitride layer.

14. A method of forming a light emitting device (LED) that incorporates a Group III nitride layer, the method comprising:

forming a degenerate junction structure on an n-type semiconductor layer, wherein the degenerate junction structure comprises a degenerately doped n-type epilayer on the n-type semiconductor layer and a degenerately doped p-type epilayer on the n-type epilayer;

forming a p-type semiconductor layer on the p-type epilayer of the degenerate junction structure;

forming an n-type Group III nitride active region on the p-type semiconductor layer;

forming an n-type semiconductor contact layer on the active region;

wherein the degenerate junction structure couples the p-type semiconductor layer to the LED anode to thereby permit electric current flow from the anode to the active region.

15. A method of forming an LED according to claim 14 wherein the carrier concentration in each layer of the degenerate junction structure is above about 1×10 19 cm −3 .

16. A method of forming an LED according to claim 14 , wherein the step of forming the p-type epilayer comprises forming a layer of silicon carbide doped with aluminum.

17. A method of forming an LED according to claim 14 , wherein the step of forming the n-type epilayer comprises forming a layer of silicon carbide doped with a dopant selected from the group consisting of nitrogen and phosphorous.

18. A method of forming an LED according to claim 14 , wherein the step of forming the degenerate junction structure comprises forming a p-n junction structure from a degeneratively-doped n-type Group III nitride epilayer on the n-type semiconductor layer and a degeneratively-doped p-type Group III nitride epilayer on the n-type silicon carbide epilayer.

19. A method of forming an LED according to claim 14 , wherein the step of forming the degenerate junction structure comprises forming a p-n junction structure from a degeneratively-doped n-type Group II-VI epilayer on the n-type semiconductor layer and a degeneratively-doped p-type Group II-VI epilayer on the n-type Group II-VI epilayer.

20. A method of forming an LED according to claim 14 wherein step of forming the degenerate junction structure comprises forming the p-type epilayer and the n-type epilayer to a combined thickness that substantially avoids absorption of light emitted from the active region.

21. A method of forming an LED according to claim 14 wherein the step of forming the degenerate junction structure comprises forming layers of a p-type epilayer and an n-type epilayer that are each less than about 1000 Å thick.

22. A method of forming an LED according to claim 14 , wherein the step of forming the degenerate junction structure comprises forming the degenerate junction structure on a substrate comprising a single crystal silicon carbide selected from the group consisting of the 3C, 4H, 6H, and 15R polytypes.

23. A method of forming an LED according to claim 14 , wherein the step of forming the degenerate junction structure comprises forming the degenerate junction structure on a substrate comprising a Group III nitride layer.

24. A method of forming a light emitting device (LED) that conducts a forward biased electrical current from the anode contact to the cathode contact, comprising:

forming a Group III nitride active region for light emission from the LED;

forming a minority carrier source layer adjacent the active region for injecting minority carriers into the active region;

forming a tunnel diode structure adjacent the minority carrier source layer, the tunnel diode structure having a degenerately doped n-type semiconductor epilayer and a degenerately doped p-type semiconductor epilayer that permit quantum mechanical tunneling of carriers between the epilayers of the tunnel diode; and

positioning the tunnel diode structure between layers of the LED having opposite conductivity type to thereby permit electric current flow from the minority carrier source layer to the cathode of the device.

25. A method of forming an LED according to claim 24 , wherein the step of positioning the tunnel diode comprises forming the p-type epilayer of the tunnel diode on the minority carrier source layer.

26. A method of forming an LED according to claim 25 wherein the carrier concentration in each layer of the tunnel diode is above about 1×10 19 cm −3 .

27. A method of forming an LED according to claim 26 , wherein the step of forming the tunnel diode comprises forming a degenerate p-type epilayer of silicon carbide doped with aluminum.

28. A method of forming an LED according to claim 26 , wherein the step of forming the tunnel diode comprises forming a degenerate n-type epilayer of silicon carbide doped with a dopant selected from the group consisting of nitrogen and phosphorous.

29. A method of forming an LED according to claim 26 , wherein the step of forming the tunnel diode comprises forming a p-n junction structure of doped Group III nitride epilayers.

30. A method of forming an LED according to claim 26 , wherein the step of forming the tunnel diode comprises forming a p-n junction structure of doped Group II-VI epilayers.

31. A method of forming an LED according to claim 26 wherein step of forming the tunnel diode comprises forming the p-type epilayer and the n-type epilayer to a total thickness that substantially avoids absorption of light emitted from the active region.

32. A method of forming an LED according to claim 26 wherein the step of forming the tunnel diode comprises forming layers of a p-type epilayer and an n-type epilayer that are each less than about 1000 Å thick.

33. A method of forming an LED according to claim 26 , wherein the step of forming the tunnel diode comprises forming the tunnel diode on a substrate comprising a single crystal silicon carbide selected from the group consisting of the 3C, 4H, 6H, and 15R polytypes.

34. A method of forming an LED according to claim 26 , wherein the step of forming the tunnel diode comprises forming the tunnel diode on a substrate comprising a Group III nitride layer.

Assignments (6)
CORRECTIVE ASSIGNMENT TO CORRECT THE NAME OF THE ASSIGNEE PREVIOUSLY RECORDED ON REEL 56012 FRAME 200. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Jul 9, 2025
From: CREE, INC.
To: CREELED, INC.
Reel/Frame 071874/0001 →
PATENT SECURITY AGREEMENT Recorded Jun 30, 2025
From: CREELED, INC.; PENGUIN SOLUTIONS CORPORATION (DE); SMART EMBEDDED COMPUTING, INC.; SMART HIGH RELIABILITY SOLUTIONS LLC; SMART MODULAR TECHNOLOGIES, INC.; PENGUIN COMPUTING, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 071755/0001 →
RELEASE OF PATENT SECURITY INTEREST RECORDED AT R/F 058983/0001 Recorded Jun 25, 2025
From: CITIZENS BANK, N.A.
To: SMART MODULAR TECHNOLOGIES, INC.; SMART EMBEDDED COMPUTING, INC.; SMART HIGH RELIABILITY SOLUTIONS LLC; CREELED, INC.
Reel/Frame 071725/0207 →
SECURITY INTEREST Recorded Feb 7, 2022
From: SMART MODULAR TECHNOLOGIES, INC.; SMART HIGH RELIABILITY SOLUTIONS, LLC; SMART EMBEDDED COMPUTING, INC.; CREELED, INC.
To: CITIZENS BANK, N.A.
Reel/Frame 058983/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 1, 2021
From: CREE, INC.
To: CREE LED, INC.
Reel/Frame 056012/0200 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 30, 2021
From: EDMOND, JOHN ADAM; DOVERSPIKE, KATHLEEN MARIE; BERGMANN, MICHAEL JOHN; KONG, HUA-SHUANG
To: CREE, INC.
Reel/Frame 055762/0167 →