IP Library Granted Patent US 7,611,915
Granted Patent B2
US 7,611,915 · App. 11/688,605 · Granted Nov 3, 2009

Methods of manufacturing light emitting diodes including barrier layers/sublayers

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,611,915
App. No.
11/688,605
Granted
Nov 3, 2009
Kind
B2
Abstract

Semiconductor light emitting devices, such as light emitting diodes, include a substrate, an epitaxial region on the substrate that includes a light emitting region such as a light emitting diode region, and a multilayer conductive stack including a reflector layer, on the epitaxial region. A barrier layer is provided on the reflector layer and extending on a sidewall of the reflector layer. The multilayer conductive stack can also include an ohmic layer between the reflector and the epitaxial region. The barrier layer further extends on a sidewall of the ohmic layer. The barrier layer can also extend onto the epitaxial region outside the multilayer conductive stack. The barrier layer can be fabricated as a series of alternating first and second sublayers.

Claims (18)

1. A method of manufacturing a semiconductor light emitting device that includes a semiconductor region that includes therein a device region and a multilayer conductive stack comprising a reflector layer including a reflector layer sidewall on the semiconductor region, and an ohmic contact layer including an ohmic contact layer sidewall, between the reflector layer and the semiconductor region, the method comprising:

forming a conductive barrier layer directly on the reflector layer that extends directly on the reflector layer sidewall and directly on the ohmic contact layer sidewall.

2. A method according to claim 1 wherein the forming further comprises:

forming a conductive barrier layer directly on the reflector layer and extending directly on the reflector layer sidewall, directly on the ohmic layer sidewall and directly onto the semiconductor region outside the multilayer conductive stack.

3. A method according to claim 1 further comprising:

forming the barrier layer as a plurality of alternating first and second sublayers.

4. A method according to claim 3 wherein the first sublayers include grain boundaries therein that are arranged such that the grain boundaries define an offset brick wall structure of the first sublayers.

5. A method according to claim 3 wherein the forming the barrier layer as a plurality of first and second alternating sublayers further comprises forming the second sublayers to be thinner than the first sublayers.

6. A method according to claim 3 further comprising:

terminating the plurality of alternating first and second sublayers with a first sublayer to define an outer sublayer.

7. A method according to claim 6 wherein the outer sublayer is thicker than the first sublayers.

8. A method according to claim 3 wherein the second sublayers are thinner than the first sublayers.

9. A method according to claim 3 wherein the semiconductor region comprises gallium nitride.

10. A method according to claim 3 wherein the reflector layer comprises silver.

11. A method according to claim 3 wherein the forming the barrier layer as a plurality of first and second alternating sublayers comprises:

forming the first sublayers sufficiently thick to reduce migration of metal from the reflector but sufficiently thin to prevent cracking of the first sublayers and forming the second sublayers sufficiently thick to prevent at least some grain boundaries in the first sublayers from propagating thereacross but sufficiently thin so as not to degrade resistance of the multilayer conductive stack.

12. A method according to claim 1 wherein the semiconductor region comprises an epitaxial region on a substrate.

13. A method according to claim 12 wherein the substrate comprises silicon carbide and the epitaxial region comprises gallium nitride.

Assignments (6)
CORRECTIVE ASSIGNMENT TO CORRECT THE NAME OF THE ASSIGNEE PREVIOUSLY RECORDED ON REEL 56012 FRAME 200. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Jul 9, 2025
From: CREE, INC.
To: CREELED, INC.
Reel/Frame 071874/0001 →
PATENT SECURITY AGREEMENT Recorded Jun 30, 2025
From: CREELED, INC.; PENGUIN SOLUTIONS CORPORATION (DE); SMART EMBEDDED COMPUTING, INC.; SMART HIGH RELIABILITY SOLUTIONS LLC; SMART MODULAR TECHNOLOGIES, INC.; PENGUIN COMPUTING, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 071755/0001 →
RELEASE OF PATENT SECURITY INTEREST RECORDED AT R/F 058983/0001 Recorded Jun 25, 2025
From: CITIZENS BANK, N.A.
To: SMART MODULAR TECHNOLOGIES, INC.; SMART EMBEDDED COMPUTING, INC.; SMART HIGH RELIABILITY SOLUTIONS LLC; CREELED, INC.
Reel/Frame 071725/0207 →
SECURITY INTEREST Recorded Feb 7, 2022
From: SMART MODULAR TECHNOLOGIES, INC.; SMART HIGH RELIABILITY SOLUTIONS, LLC; SMART EMBEDDED COMPUTING, INC.; CREELED, INC.
To: CITIZENS BANK, N.A.
Reel/Frame 058983/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 1, 2021
From: CREE, INC.
To: CREE LED, INC.
Reel/Frame 056012/0200 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 30, 2021
From: SLATER, DAVID B., JR.; WILLIAMS, BRADLEY E.; ANDREWS, PETER S.; EDMOND, JOHN A.; ALLEN, SCOTT T.
To: CREE, INC.
Reel/Frame 055769/0523 →