IP Library Granted Patent US 7,545,668
Granted Patent B2
US 7,545,668 · App. 11/766,831 · Granted Jun 9, 2009

Mushroom phase change memory having a multilayer electrode

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,545,668
App. No.
11/766,831
Granted
Jun 9, 2009
Kind
B2
Abstract

An integrated circuit includes a first electrode including at least two electrode material layers and a resistivity changing material including a first portion and a second portion. The first portion contacts the first electrode and has a same cross-sectional width as the first electrode. The second portion has a greater cross-sectional width than the first portion. The integrated circuit includes a second electrode coupled to the resistivity changing material.

Claims (25)

1. An integrated circuit comprising:

a first electrode including at least two electrode material layers;

a resistivity changing material including a first portion and a second portion, the first portion contacting the first electrode and having a same cross-sectional width as the first electrode, the second portion having a greater cross-sectional width than the first portion; and

a second electrode coupled to the resistivity changing material.

2. The integrated circuit of claim 1 , wherein the resistivity changing material includes a third portion laterally surrounding the second electrode.

3. The integrated circuit of claim 1 , wherein the first electrode comprises a first portion and a second portion, the first portion having a greater cross-sectional width than the second portion.

4. The integrated circuit of claim 3 , wherein the first portion of the first electrode is spacer defined.

5. The integrated circuit of claim 1 , wherein the first electrode includes a first electrode material layer comprising one of TiN, TaN, W, Al, Ti, Ta, TiSiN, TaSiN, TiAlN, TaAlN, Cu, WN, Si, Ge, and phase change material and a second electrode material layer comprising one of TiN, TaN, W, Al, Ti, Ta, TiSiN, TaSiN, TiAlN, TaAlN, Cu, WN, and C.

6. The integrated circuit of claim 1 , wherein the first electrode has a sublithographic cross-sectional width.

7. The integrated circuit of claim 1 , wherein the resistivity changing material comprises a phase change material.

8. The integrated circuit of claim 1 , wherein the first electrode includes more than two electrode material layers.

9. A system comprising:

a host; and

a memory device communicatively coupled to the host, the memory device comprising:

a first electrode including multiple electrode material layers;

a phase change material including a first portion and a second portion, the first portion contacting the first electrode and having a same cross-sectional width as the first electrode, the second portion having a greater cross-sectional width than the first portion; and

a second electrode coupled to the phase change material.

10. The system of claim 9 , wherein the phase change material includes a third portion laterally surrounding the second electrode.

11. The system of claim 9 , wherein the first electrode comprises a first portion and a second portion, the first portion having a greater cross-sectional width than the second portion.

12. The system of claim 9 , wherein the first electrode includes a first electrode material layer comprising one of TiN, TaN, W, Al, Ti, Ta, TiSiN, TaSiN, TiAlN, TaAlN, Cu, WN, Si, Ge, and phase change material and a second electrode material layer comprising one of TiN, TaN, W, Al, Ti, Ta, TiSiN, TaSiN, TiAlN, TaAlN, Cu, WN, and C.

13. The system of claim 9 , wherein the first electrode has a sublithographic cross-sectional width.

14. The system of claim 9 , wherein the memory device further comprises:

a write circuit configured to write data to the phase change material;

a sense circuit configured to read data from the phase change material; and

a controller configured to control the write circuit and the sense circuit.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 9, 2015
From: INFINEON TECHNOLOGIES AG
To: POLARIS INNOVATIONS LIMITED
Reel/Frame 037254/0782 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 8, 2015
From: QIMONDA AG
To: INFINEON TECHNOLOGIES AG
Reel/Frame 035623/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 15, 2011
From: QIMONDA NORTH AMERICA CORP
To: QIMONDA AG
Reel/Frame 026138/0613 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 7, 2007
From: PHILIPP, JAN BORIS; HAPP, THOMAS
To: QIMONDA NORTH AMERICA CORP.
Reel/Frame 019655/0858 →