IP Library Granted Patent US 7,759,806
Granted Patent B2
US 7,759,806 · App. 11/858,588 · Granted Jul 20, 2010

Integrated circuit package system with multiple device units

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,759,806
App. No.
11/858,588
Granted
Jul 20, 2010
Kind
B2
Abstract

An integrated circuit package system comprising forming a first device unit, having a first external interconnect, and a second device unit, having a second external interconnect, in an array configuration; mounting an integrated circuit die over the first device unit; connecting the integrated circuit die and the first external interconnect; and encapsulating the integrated circuit die, the first device unit, and the second device unit with both the first external interconnect and the second external interconnect partially exposed.

Claims (26)

1. An integrated circuit package system comprising:

forming a first device unit, having first external interconnects arranged along a perimeter of the first device unit, and a second device unit, having second external interconnects arranged along a perimeter of the second device unit, in an array configuration;

mounting an integrated circuit die over the first device unit;

connecting the integrated circuit die and the first external interconnects;

mounting a device over the second device unit;

connecting the device and the second external interconnects;

connecting a further device between the first external interconnects and the second external interconnects;

encapsulating with an encapsulation covering the integrated circuit die, the device, the first device unit, and the second device unit with both the first external interconnects and the second external interconnects partially exposed; and

forming a partial encapsulation cut in the encapsulation electrically isolating the first external interconnects and the second electrical interconnects.

2. The system as claimed in claim 1 wherein mounting the device over the second device unit includes mounting a further integrated circuit die.

3. The system as claimed in claim 1 wherein mounting the device over the second device unit includes mounting a passive component.

4. The system as claimed in claim 1 wherein forming the first device unit and the second device unit in the array configuration includes forming the first device unit and the second device unit in an ‘m’ by ‘n’ array configuration where ‘m’ and ‘n’ are not equal.

5. An integrated circuit package system comprising:

a first device unit having first external interconnects along a perimeter of the first device unit;

a second device unit, having second external interconnects along the perimeter of the second device unit, in an array configuration with the first device unit;

an integrated circuit die over the first device unit and connected with the first external interconnects;

a device over the second device unit and connected with the second external interconnects;

a further device between the first external interconnects and the second external interconnects; and

an encapsulation, having a partial cut, over the integrated circuit die, the device, the first device unit, and the second device unit with both the first external interconnects and the second external interconnects partially exposed with the partial cut electrically isolating the first external interconnects and the second electrical interconnects.

6. The system as claimed in claim 5 wherein the integrated circuit die is connected with the second external interconnects.

7. The system as claimed in claim 5 further comprising a bridging structure between the first device unit and the second device unit with the bridging structure between the first external interconnects and the second external interconnects.

8. The system as claimed in claim 5 wherein the first device unit is of a different configuration than the second device unit.

9. The system as claimed in claim 5 wherein the integrated circuit die is over the second device unit.

10. The system as claimed in claim 5 wherein the device includes a further integrated circuit die.

11. The system as claimed in claim 5 wherein the device includes a passive component.

12. The system as claimed in claim 5 wherein the first device unit and the second device unit in the array configuration includes the first device unit and the second device unit in an ‘m’ by ‘n’ array configuration where ‘m’ and ‘n’ are not equal.

Assignments (5)
CORRECTIVE ASSIGNMENT TO CORRECT THE THE ASSIGNEE'S NAME PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0309. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 11, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 065236/0767 →
RELEASE OF SECURITY INTEREST Recorded Jun 15, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052935/0327 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0309 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 20, 2007
From: TAY, LIONEL CHIEN HUI; CAMACHO, ZIGMUND RAMIREZ; PUNZALAN, JEFFREY D.; TRASPORTO, ARNEL
To: STATS CHIPPAC LTD.
Reel/Frame 019855/0860 →