IP Library Granted Patent US 7,892,984
Granted Patent B2
US 7,892,984 · App. 12/004,676 · Granted Feb 22, 2011

Reduction of defects formed on the surface of a silicon oxynitride film

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,892,984
App. No.
12/004,676
Granted
Feb 22, 2011
Kind
B2
Abstract

Methods for reducing defects on the surface of a silicon oxynitride film are disclosed. In one embodiment, the methods include forming a silicon oxynitride film on a semiconductor substrate and heating the silicon oxynitride film to increase a hydrophilicity of a surface of the silicon oxynitride film prior to treating the surface of the silicon oxynitride film with a hydrofluoric acid.

Claims (30)

1. A method for performing a shallow trench isolation in an integrated circuit device, comprising:

forming a pattern of trenches in a semiconductor substrate during a process of the shallow trench isolation; and

heating the integrated circuit device prior to treating the trenches with a hydrofluoric acid, wherein the forming of the pattern of trenched comprises:

forming a first silicon oxide film on the semiconductor substrate;

forming a silicon nitride film on the first silicon oxide film;

forming a silicon oxynitride film on the silicon nitride film;

applying a photoresist on the silicon oxynitride film; and

forming a plurality of openings via the photoresist by an exposure technique; and

etching the silicon oxynitride film, the silicon nitride film, the first silicon oxide film and the semiconductor substrate via the plurality of openings to form the pattern of trenches.

2. The method of claim 1 , further comprising:

forming a second silicon oxide film on the trenches;

forming a silicon oxide layer above the second silicon oxide film and the silicon oxynitride film; and

polishing the silicon oxide layer.

3. The method of claim 1 , wherein the heating the integrated circuit device is performed using a temperature more than 800 degrees Celsius.

4. The method of claim 1 , wherein the silicon oxynitride film is used as a reflection preventing film or a stopper layer.

5. The method of claim 2 , wherein the polishing is performed using a ceria slurry.

6. A method for forming contact holes in an insulating film in an integrated circuit device, comprising:

forming a pattern of contact holes on an interlayer insulating film; and

heating the integrated circuit device prior to treating the trenches with a hydrofluoric acid, wherein the forming of the pattern of contact holes comprises:

forming an interlayer insulating film on a semiconductor substrate;

forming a silicon oxynitride film on the interlayer insulating film;

applying a photoresist on the silicon oxynitride film;

forming a plurality of openings via the photoresist by an exposure technique; and

etching the silicon oxynitride film, the interlayer insulating film and the semiconductor substrate via the plurality of openings to form the pattern of contact holes.

7. The method of claim 6 , further comprising:

forming a metal layer on the contact holes and on the silicon oxynitride film; and

polishing the metal layer.

8. The method of claim 6 , wherein the heating the integrated circuit device is performed using a temperature more than 800 degrees Celsius.

9. The method of claim 6 , wherein the silicon oxynitride film is used as a reflection preventing film or a stopper layer.

10. The method of claim 7 , wherein the polishing is performed using a ceria slurry.

Assignments (9)
CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST. Recorded Nov 3, 2020
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 058002/0470 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 2, 2017
From: CYPRESS SEMICONDUCTOR CORPORATION
To: MONTEREY RESEARCH, LLC
Reel/Frame 044094/0669 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 28, 2017
From: CYPRESS SEMICONDUCTOR CORPORATION
To: MONTEREY RESEARCH, LLC
Reel/Frame 044051/0244 →
RELEASE OF SECURITY INTEREST Recorded Sep 28, 2017
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
Reel/Frame 044052/0280 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 1, 2015
From: SPANSION, LLC
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 036050/0001 →
SECURITY INTEREST Recorded Mar 21, 2015
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 035240/0429 →
RELEASE OF SECURITY INTEREST Recorded Mar 13, 2015
From: BARCLAYS BANK PLC
To: SPANSION LLC; SPANSION INC.; SPANSION TECHNOLOGY LLC
Reel/Frame 035201/0159 →
SECURITY AGREEMENT Recorded Jun 4, 2010
From: SPANSION LLC; SPANSION INC.; SPANSION TECHNOLOGY INC.; SPANSION TECHNOLOGY LLC
To: BARCLAYS BANK PLC
Reel/Frame 024522/0338 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 19, 2008
From: YOKONAGA, NORIYUKI
To: SPANSION LLC
Reel/Frame 020674/0880 →