IP Library Granted Patent US 8,801,895
Granted Patent B2
US 8,801,895 · App. 12/026,425 · Granted Aug 12, 2014

Semiconductor manufacturing equipment and manufacturing method of the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,801,895
App. No.
12/026,425
Granted
Aug 12, 2014
Kind
B2
Abstract

A semiconductor manufacturing equipment includes a first chamber that has a first connection hole, a second chamber that has a second connection hole connected to the first connection hole of the first chamber, an O-ring that is provided between the first chamber and the second chamber so as to surround the first connection hole and the second connection hole, and a cover portion that covers a space between the first chamber and the second chamber.

Claims (26)

1. A semiconductor manufacturing equipment comprising:

a first chamber comprising a first connection hole formed through a first wall;

a second chamber comprising a second connection hole formed through a second wall, wherein the first and second connection holes are coupled by a cover portion wherein a thickness of the cover portion is greater on the side of the first chamber than on the side of the second chamber; and

an O-ring that is provided between the first chamber and the second chamber so as to surround the first connection hole and the second connection hole, wherein the cover portion is configured to contact the first wall in the first connection hole and is spaced apart from the second wall in the second connection hole, to cover a space between the first chamber and the second chamber and shield the O-ring.

2. The semiconductor manufacturing equipment as claimed in claim 1 , wherein the cover portion is a tube that is provided in the first connection hole and in the second connection hole.

3. The semiconductor manufacturing equipment as claimed in claim 1 , wherein the cover portion has a taper shape in which a diameter of the cover portion is more reduced in the second connection hole than in the first connection hole.

4. The semiconductor manufacturing equipment as claimed in claim 1 , wherein:

the first chamber and the second chamber have a negative pressure; and

a degree of vacuum in the first chamber is lower than that in the second chamber.

5. The semiconductor manufacturing equipment as claimed in claim 1 , wherein the first chamber is a chamber for a plasma treatment.

6. The semiconductor manufacturing equipment as claimed in claim 5 , wherein the first chamber is a chamber for a high-density plasma treatment.

7. The semiconductor manufacturing equipment as claimed in claim 5 , wherein the first chamber is a chamber for CVD.

8. The semiconductor manufacturing equipment as claimed in claim 1 , wherein the first connection hole and the second connection hole are a connection hole where a wafer is carried between the first chamber and the second chamber.

9. The semiconductor manufacturing equipment as claimed in claim 8 , wherein:

the first chamber is a chamber for a process treatment to the wafer; and

the second chamber is a load lock chamber.

10. A semiconductor manufacturing method comprising:

providing an O-ring between a first chamber comprising a first connection hole formed through a first wall of said first chamber and a second chamber comprising a second hole formed through a second wall of said second chamber, whereby the O-ring is configured to surround the first connection hole and the second connection hole; and

providing a cover portion to connect the first connection hole and the second connection hole and cover a space between the first chamber and the second chamber whereby the cover portion is configured to contact the first wall in the first connection hole and is spaced apart from the second wall in the second connection hole, to shield the O-ring wherein a thickness of the cover portion is greater on the side of the first chamber than on the side of the second chamber.

11. The semiconductor manufacturing method of claim 10 , wherein the cover portion comprises a tube inserted into the first connection hole and into the second connection hole.

12. The semiconductor manufacturing method of claim 11 , comprising tapering the cover portion whereby diameter of the cover portion is more reduced in the second connection hole than in the first connection hole.

13. The semiconductor manufacturing method of claim 10 , comprising forming a negative pressure in the first chamber and the second chamber, whereby and a degree of vacuum in the first chamber is lower than that in the second chamber.

14. The semiconductor manufacturing method of claim 10 , comprising conducting plasma treatment in the first chamber.

15. The semiconductor manufacturing method of claim 10 , comprising conducting high-density plasma treatment in the first chamber.

16. The semiconductor manufacturing method of claim 10 , comprising conducting chemical vapor deposition (CVD) in the first chamber.

17. The semiconductor manufacturing method of claim 10 , comprising transporting a semiconductor wafer between the first chamber and the second chamber.

Assignments (8)
CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST. Recorded Nov 3, 2020
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 058002/0470 →
RELEASE OF SECURITY INTEREST Recorded Dec 22, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
Reel/Frame 041175/0939 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 14, 2016
From: CYPRESS SEMICONDUCTOR CORPORATION
To: MONTEREY RESEARCH, LLC
Reel/Frame 040908/0960 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 27, 2016
From: SPANSION LLC
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 040165/0001 →
SECURITY INTEREST Recorded Mar 21, 2015
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 035240/0429 →
RELEASE OF SECURITY INTEREST Recorded Mar 13, 2015
From: BARCLAYS BANK PLC
To: SPANSION LLC; SPANSION INC.; SPANSION TECHNOLOGY LLC
Reel/Frame 035201/0159 →
SECURITY AGREEMENT Recorded Jun 4, 2010
From: SPANSION LLC; SPANSION INC.; SPANSION TECHNOLOGY INC.; SPANSION TECHNOLOGY LLC
To: BARCLAYS BANK PLC
Reel/Frame 024522/0338 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 23, 2008
From: INOMATA, HIROTAKA
To: SPANSION LLC
Reel/Frame 020846/0857 →