IP Library Granted Patent US 7,962,792
Granted Patent B2
US 7,962,792 · App. 12/029,370 · Granted Jun 14, 2011

Interface for enabling a host computer to retrieve device monitor data from a solid state storage subsystem

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,962,792
App. No.
12/029,370
Granted
Jun 14, 2011
Kind
B2
Abstract

A non-volatile storage subsystem maintains, and makes available to a host system, monitor data reflective of a likelihood of a data error occurring. The monitor data may, for example, include usage statistics and/or sensor data. The storage subsystem transfers the monitor data to the host system over a signal interface that is separate from the signal interface used for standard storage operations. This interface may be implemented using otherwise unused pins/signal lines of a standard connector, such as a CompactFlash or SATA connector. Special hardware may be provided in the storage subsystem and host system for transferring the monitor data over these signal lines, so that the transfers occur with little or no need for host-software intervention. The disclosed design reduces or eliminates the need for host software that uses non-standard or “vendor-specific” commands to retrieve the monitor data.

Claims (32)

1. A solid state storage subsystem, comprising:

an array of non-volatile solid state memory; and

data interface circuitry, comprising:

a data connector configured to connect the storage subsystem to a host system, the data connector having a form factor accommodating a number of signal lines of a first standardized data transfer interface;

a controller that:

accesses the array of non-volatile solid state memory in response to commands received from the host system via a second standardized data transfer interface that has fewer signal lines than the first standardized data transfer interface, wherein a first subset of the signal lines of the data connector are used to implement the second standardized data transfer interface; and

transmits user data from the array of non-volatile solid state memory to the host system through the second standardized data transfer interface;

wherein the controller is configured to maintain monitor data of the array of non-volatile solid state memory; and

a monitor data transmission engine configured to send the monitor data to the host system via a second subset of said signal lines of the same data connector, the second subset being distinct from the first subset.

2. The solid state storage subsystem of claim 1 wherein the first standardized data transfer interface is CompactFlash.

3. The solid state storage subsystem of claim 1 wherein the monitor data transmission engine further comprises a buffer configured to receive and store the monitor data.

4. The solid state storage subsystem of claim 1 further comprises a display wherein the monitor data is received from the monitor data transmission engine and displayed.

5. The solid state storage subsystem of claim 1 wherein the monitor data comprises usage statistics of the array of non-volatile solid state memory.

6. The solid state storage subsystem of claim 1 further comprises a plurality of sensors, wherein the monitor data comprises measurements from a sensor of the plurality of sensors, the sensor being configured to monitor the non-volatile solid state memory.

7. The solid state storage subsystem of claim 1 wherein the monitor data transmission engine is implemented in a Field Programmable Gate Array.

8. The solid state storage subsystem of claim 1 wherein the monitor data transmission engine is implemented in an Application-Specific Integrated Circuit.

9. The solid state storage subsystem of claim 1 wherein the second subset of said signal lines are used to implement a SPI interface.

10. The solid state storage subsystem of claim 1 wherein the second subset of said signal lines are used to implement a RS-232 interface.

11. The solid state storage subsystem of claim 1 further comprises a display adapted to receive monitor data from the monitor data transmission engine and display the monitor data.

12. The solid state storage subsystem of claim 1 further comprises:

a monitor data receiving engine configured to receive the monitor data from the monitor data transmission engine; and

a display configured to receive monitor data from the monitor data receiving engine and display.

13. The solid state storage subsystem of claim 1 , wherein the first standardized data transfer interface is CompactFlash and the second standardized data transfer interface is SATA.

14. The solid state storage subsystem of claim 1 , wherein the first standardized data transfer interface is CompactFlash and the second standardized data transfer interface is USB.

15. A host system configured to interoperate with a solid state storage subsystem, comprising:

a memory;

a data connector configured to connect the host system to the solid state storage subsystem, the data connector having a form factor accommodating a number of signal lines of a first standardized data transfer interface;

a host executable application stored in the memory wherein the host application is configured to handle read and write operations to the solid state storage subsystem and interface with a solid state storage subsystem with a second standardized data transfer interface that has fewer signal lines than the first standardized data transfer interface, wherein a first subset of the signal lines of the data connector are used to implement the second standardized data transfer interface; and

a monitor application executable in the memory,

wherein the monitor application is configured to interact with the solid state storage subsystem and receive a data stream of usage statistics of the solid state storage subsystem via a second subset of said signal lines of the same data connector, the second subset being distinct from the first subset,

wherein the monitor application does not handle read and write operations.

16. The host system of claim 15 , wherein the solid state storage subsystem comprises a monitor data transmission engine configured to send the usage statistics of the solid state storage subsystem to the monitor application of the host system, the monitor data transmission engine being further configured to send the usage statistics with synchronization data to facilitate data transfer between the monitor data transmission engine and the monitor application.

Assignments (15)
SECURITY AGREEMENT (SUPPLEMENTAL) Recorded Nov 14, 2024
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 069411/0208 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 11, 2024
From: SANDISK TECHNOLOGIES, INC.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 069168/0273 →
PATENT COLLATERAL AGREEMENT Recorded Aug 23, 2024
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS THE AGENT
Reel/Frame 068762/0494 →
CHANGE OF NAME Recorded Jun 27, 2024
From: SANDISK TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067982/0032 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 29, 2024
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067567/0682 →
PATENT COLLATERAL AGREEMENT - A&R LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 064715/0001 →
PATENT COLLATERAL AGREEMENT - DDTL LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 067045/0156 →
RELEASE OF SECURITY INTEREST AT REEL 038744 FRAME 0481 Recorded Feb 8, 2022
From: JPMORGAN CHASE BANK, N.A.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 058982/0556 →
RELEASE OF SECURITY INTEREST Recorded Mar 5, 2018
From: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 045501/0714 →
SECURITY AGREEMENT Recorded May 17, 2016
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 038744/0481 →
SECURITY AGREEMENT Recorded May 17, 2016
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 038744/0281 →
SECURITY AGREEMENT Recorded May 17, 2016
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 038722/0229 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 9, 2016
From: SILICONSYSTEMS, INC.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 037936/0204 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 23, 2015
From: SILICONSYSTEMS, INC.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 036872/0017 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 18, 2008
From: DIGGS, MARK S.; MERRY, JR., DAVID E.
To: SILICONSYSTEMS, INC.
Reel/Frame 020671/0925 →