IP Library Granted Patent US 7,588,966
Granted Patent B2
US 7,588,966 · App. 12/042,144 · Granted Sep 15, 2009

Chip mounting with flowable layer

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,588,966
App. No.
12/042,144
Granted
Sep 15, 2009
Kind
B2
Abstract

A circuit structure may be formed in a substrate having a face and an open trench, where one or more chips are to be mounted. At least one bridge may extend across an intermediate portion of the trench, and optionally, may divide the trench into sections. A conductive adhesive layer may be applied to the substrate face and, if included, the bridge. One or more circuit chips may be mounted on the adhesive layer, with at least one edge of one circuit chip adjacent to the trench. Alternatively or additionally, an adhesive layer may be applied to a base of a chip and then mounted to the substrate face, in like fashion. The trench may accommodate excess adhesive flowing out from under the one or more chips, while the bridge retains the adhesive across the width of the trench. If the adhesive is conductive, this provides continuity of the conductive layer on the face of the substrate across the trench. In one example, pairs of circuit chips may be effectively mounted in adjacent relationship for interconnection without interference from excess adhesive.

Claims (21)

1. A method comprising:

forming a trench in a substrate having a face;

covering the substrate face with a flowable conductive layer; and

after covering the substrate face with the flowable conductive layer, mounting at least a first circuit chip on the flowable conductive layer with an edge of the first circuit chip adjacent to and directly over the trench in a manner causing a portion of the flowable conductive layer to flow into the trench.

2. The method of claim 1 , further comprising mounting a second circuit chip on the flowable conductive layer adjacent the first circuit chip.

3. The method of claim 2 , where the first and second circuit chips each have at least one terminal, and further comprising interconnecting the one terminals of the first and second circuit chips.

4. The method of claim 2 , of which forming the trench includes forming at least one bridge spanning an intermediate portion of the trench.

5. The method of claim 4 , of which forming the at least one bridge includes forming the at least one bridge with a width less than twice a height of one of the first and second circuit chips.

6. The method of claim 5 , of which forming the at least one bridge further includes forming the at least one bridge with a width that is less than or equal to the height of the one circuit chip.

7. The method of claim 2 , of which the edge of at least one of the circuit chips is mounted to extend at least partially over the trench.

8. The method of claim 4 , of which forming the at least one bridge includes dividing the trench into one or more trench sections.

9. The method of claim 8 , of which dividing the trench includes forming at least two separate trench sections, with one of the at least one bridge extending between ends of the trench sections.

10. A method comprising:

forming a trench having sidewalls in a substrate;

forming at least one bridge between the sidewalls of an intermediate portion of the trench;

applying a flowable adhesive to the substrate and the at least one bridge; and

after applying the flowable adhesive bonding a pair of circuit chips in adjacent relationship on the flowable adhesive with an area of adjacency of the circuit chips located generally over the trench and an excess portion of the flowable adhesive flowing into the trench, wherein at least one edge of the circuit chips extending directly over the at least one bridge and the intermediate portion of the trench.

11. The method of claim 10 , further comprising interconnecting exposed terminals on the circuit chips.

12. The method of claim 10 , of which forming the at least one bridge includes forming the at least one bridge with a width less than twice a height of one of the circuit chips

13. The method of claim 12 , of which forming the at least one bridge further includes forming the at least one bridge with a width that is less than or equal to the height of the one circuit chip.

14. The method of claim 10 , of which forming the at least one bridge includes dividing the trench into separate trench sections.

Assignments (5)
RELEASE OF SECURITY INTEREST Recorded Mar 29, 2019
From: JPMORGAN CHASE BANK, N.A.
To: INTEGRATED DEVICE TECHNOLOGY, INC.; GIGPEAK, INC.; CHIPX, INCORPORATED; ENDWAVE CORPORATION; MAGNUM SEMICONDUCTOR, INC.
Reel/Frame 048746/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 4, 2017
From: ENDWAVE CORPORATION
To: INTEGRATED DEVICE TECHNOLOGY, INC.
Reel/Frame 043207/0542 →
RELEASE OF SECURITY INTEREST Recorded Apr 5, 2017
From: SILICON VALLEY BANK
To: ENDWAVE CORPORATION
Reel/Frame 042166/0194 →
SECURITY AGREEMENT Recorded Apr 5, 2017
From: INTEGRATED DEVICE TECHNOLOGY, INC.; GIGPEAK, INC.; MAGNUM SEMICONDUCTOR, INC.; ENDWAVE CORPORATION; CHIPX, INCORPORATED
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 042166/0431 →
AMENDED AND RESTATED INTELLECTUAL PROPERTY SECURITY AGREEMENT Recorded Apr 6, 2016
From: ENDWAVE CORPORATION
To: SILICON VALLEY BANK
Reel/Frame 038372/0393 →