IP Library Granted Patent US 7,968,373
Granted Patent B2
US 7,968,373 · App. 12/114,744 · Granted Jun 28, 2011

Integrated circuit package on package system

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,968,373
App. No.
12/114,744
Granted
Jun 28, 2011
Kind
B2
Abstract

An integrated circuit package on package system including: forming a first substrate assembly; forming a second substrate, having an auxiliary access port, supported by the first substrate assembly; exposing an integrated circuit die through the auxiliary access port; and coupling an external integrated circuit on the second substrate.

Claims (48)

1. A method of manufacturing an integrated circuit package on package system comprising:

forming a first substrate assembly;

forming a second substrate, having an auxiliary access port, supported by the first substrate assembly;

exposing an integrated circuit die through the auxiliary access port by attaching the integrated circuit die under the auxiliary access port and electrically coupling the integrated circuit die to only the second substrate; and

coupling an external integrated circuit on the second substrate.

2. The method as claimed in claim 1 further comprising forming a transparent filler over the integrated circuit die for focusing a light.

3. The method as claimed in claim 1 further comprising coupling a discrete component on the second substrate.

4. The method as claimed in claim 1 wherein forming the first substrate assembly includes:

providing a first substrate;

mounting a first integrated circuit on the first substrate; and

coupling an electrical interconnect between the first integrated circuit and the first substrate.

5. The method as claimed in claim 1 further comprising providing a support member for stabilizing the second substrate.

6. A method of manufacturing an integrated circuit package on package system comprising:

forming a first substrate assembly having a contact pad;

forming a second substrate, having an auxiliary access port, supported by the first substrate assembly including coupling an electrical interconnect between the first substrate assembly and the second substrate;

exposing an integrated circuit die through the auxiliary access port by attaching the integrated circuit die, under the auxiliary access port, and electrically coupling to only the second substrate including positioning an optical sensor chip or a thermally enhanced chip by the auxiliary access port; and

coupling an external integrated circuit on the second substrate including coupling a discrete component.

7. The method as claimed in claim 6 further comprising forming a transparent filler over the integrated circuit die for focusing a light including forming a transparent molding compound or positioning a glass insert.

8. The method as claimed in claim 6 further comprising providing a flexible substrate for folding the flexible substrate to form the second substrate.

9. The method as claimed in claim 6 wherein forming the first substrate assembly includes:

providing a first substrate;

mounting a first integrated circuit on the first substrate; and

contacting an embedded support chip and the integrated circuit die by the first integrated circuit.

10. The method as claimed in claim 6 further comprising providing a support member for stabilizing the second substrate wherein stabilizing the second substrate includes providing a molded cap, an adhesive spacer, a package interconnect, a thermally conductive stiffener, or a combination thereof.

11. An integrated circuit package on package system comprising:

a first substrate assembly;

a second substrate, having an auxiliary access port, supported by the first substrate assembly;

an integrated circuit die exposed through the auxiliary access port includes the integrated circuit die attached under the auxiliary access port and electrically coupled to only the second substrate; and

an external integrated circuit on the second substrate.

12. The system as claimed in claim 11 further comprising a transparent filler over the integrated circuit die for focusing a light.

13. The system as claimed in claim 11 further comprising a discrete component on the second substrate.

14. The system as claimed in claim 11 wherein the first substrate assembly includes:

a first substrate;

a first integrated circuit on the first substrate; and

an electrical interconnect between the first integrated circuit and the first substrate.

15. The system as claimed in claim 11 further comprising a support member for stabilizing the second substrate.

16. The system as claimed in claim 11 further comprising:

a contact pad on the first substrate assembly;

an electrical interconnect between the first substrate assembly and the second substrate;

an optical sensor chip or a thermally enhanced chip positioned by the auxiliary access port; and

a discrete component coupled to the second substrate.

17. The system as claimed in claim 16 further comprising a transparent filler over the integrated circuit die for focusing a light includes a transparent molding compound or a glass insert over the integrated circuit die.

18. The system as claimed in claim 16 further comprising a flexible substrate folded forms the second substrate.

19. The system as claimed in claim 16 wherein the first substrate assembly includes:

a first substrate;

a first integrated circuit on the first substrate; and

an embedded support chip and the integrated circuit die on the first integrated circuit.

20. The system as claimed in claim 16 further comprising a support member for stabilizing the second substrate wherein the second substrate stabilized includes a molded cap, an adhesive spacer, a package interconnect, a thermally conductive stiffener, or a combination thereof between the first substrate assembly and the second substrate.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2025
From: STATS CHIPPAC PTE. LTD.
To: STATS CHIPPAC MANAGEMENT PTE. LTD.
Reel/Frame 072788/0917 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE'S NAME PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0301. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME. Recorded Aug 31, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064913/0352 →
RELEASE OF SECURITY INTEREST Recorded Jun 11, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052907/0650 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0301 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 3, 2008
From: HA, JONG-WOO; KIM, JOOSANG; MOON, DONGSOO
To: STATS CHIPPAC LTD.
Reel/Frame 020895/0612 →