IP Library Granted Patent US 7,648,911
Granted Patent B2
US 7,648,911 · App. 12/127,472 · Granted Jan 19, 2010

Semiconductor device and method of forming embedded passive circuit elements interconnected to through hole vias

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,648,911
App. No.
12/127,472
Granted
Jan 19, 2010
Kind
B2
Abstract

A semiconductor die has a first insulating material disposed around a periphery of the die. A portion of the first insulating material is removed to form a through hole via (THV). Conductive material is deposited in the THV. A second insulating layer is formed over an active surface of the die. A first passive circuit element is formed over the second insulating layer. A first passive via is formed over the THV. The first passive via is electrically connected to the conductive material in the THV. The first passive circuit element is electrically connected to the first passive via. A third insulating layer is formed over the first passive circuit element. A second passive circuit element is formed over the third insulating layer. A fourth insulating layer is formed over the second passive circuit element. A plurality of semiconductor die is stacked and electrically interconnected by the conductive via.

Claims (67)

1. A method of making a semiconductor device, comprising:

creating a gap between a plurality of semiconductor die;

depositing a first insulating material in the gap;

removing a portion of the first insulating material to form a through hole via (THV);

depositing conductive material in the THV;

forming a second insulating layer over an active surface of the semiconductor die;

forming a first passive circuit element over the second insulating layer; and singulating the semiconductor wafer through the gap to separate the semiconductor die.

2. The method of claim 1 , further including forming a conductive layer over the semiconductor die and first insulating material to electrically connect the conductive material in the THV to a contact pad on the semiconductor die.

3. The method of claim 1 , further including:

forming a first passive via over the conductive material in the THV to electrically connect the first passive via to the conductive material in the THV; and

electrically connecting the first passive circuit element to the first passive via.

4. The method of claim 3 , further including:

forming a third insulating layer over the first passive circuit element;

forming a second passive circuit element over the third insulating layer; and

forming a fourth insulating layer over the second passive circuit element.

5. The method of claim 4 , further including:

forming a second passive via over the first passive via to electrically connect the second passive via to the first passive via; and

electrically connecting the second passive circuit element to the second passive via.

6. A method of making a semiconductor device, comprising:

providing a semiconductor wafer having a plurality of semiconductor die;

creating a gap between the semiconductor die;

depositing a first insulating material in the gap;

removing a portion of the first insulating material to form a through hole via (THV);

depositing a conductive material in the THV;

forming a second insulating layer over an active surface of the semiconductor die;

forming a first passive circuit element over the second insulating layer; and

singulating the semiconductor wafer through the gap to separate the semiconductor die.

7. The method of claim 6 , further including forming a conductive layer over the semiconductor die and the first insulating material to electrically connect the conductive material in the THV to a contact pad on the semiconductor die.

8. The method of claim 6 , further including:

forming a first passive via over the conductive material in the THV to electrically connect the first passive via to the conductive material in the THV; and

electrically connecting the first passive circuit element to the first passive via.

9. The method of claim 8 , further including:

forming a third insulating layer over the first passive circuit element;

forming a second passive circuit element over the third insulating layer; and

forming a fourth insulating layer over the second passive circuit element.

10. The method of claim 9 , further including:

forming a second passive via over the first passive via to electrically connect the second passive via to the first passive via; and

electrically connecting the second passive circuit element to the second passive via.

11. The method of claim 6 , wherein the first semiconductor wafer is singulated through the THV to form a conductive half via.

12. The method of claim 6 , wherein the first semiconductor wafer is singulated through the first insulating material to form a conductive full via.

13. A method of making a semiconductor device, comprising:

providing a semiconductor wafer having a plurality of semiconductor die;

creating a gap between the semiconductor die;

depositing a first insulating material in the gap;

removing a portion of the first insulating material to form a through hole via (THV);

depositing a conductive material in the THV;

forming a conductive layer over the semiconductor die and the first insulating material to electrically connect the conductive material in the THV to a contact pad on the semiconductor die;

forming a second insulating layer over an active surface of the semiconductor die;

forming a first passive circuit element over the second insulating layer;

forming a first passive via over the conductive material in the THV to electrically connect the first passive via to the conductive material in the THV;

electrically connecting the first passive circuit element to the first passive via; and

singulating the semiconductor wafer through the gap to separate the semiconductor die.

14. The method of claim 13 , further including:

forming a third insulating layer over the first passive circuit element;

forming a second passive circuit element over the third insulating layer; and

forming a fourth insulating layer over the second passive circuit element.

15. The method of claim 14 , further including:

forming a second passive via over the first passive via to electrically connect the second passive via to the first passive via; and

electrically connecting the second passive circuit element to the second passive via.

16. The method of claim 13 , wherein the first semiconductor wafer is singulated through the THV to form a conductive half via.

17. The method of claim 13 , wherein the first semiconductor wafer is singulated through the first insulating material to form a conductive full via.

18. The method of claim 13 , further including:

stacking a plurality of semiconductor die; and

electrically interconnecting the plurality of semiconductor die through the conductive vias.

19. The method of claim 13 , further including:

disposing a discrete device adjacent to semiconductor die; and

electrically connecting the discrete device to the conductive material in the THV.

Assignments (6)
CORRECTIVE ASSIGNMENT TO CORRECT THE CONVEYING PARTY DATA FROM STATS CHIPPAC PTE. LTE. TO STATS CHIPPAC LTD. AND CORRECT THE NAME OF RECEIVING PARTY DATA FROM STATS CHIPPAC PTE. LTE. TO STATS CHIPPAC PTE. LTD. PREVIOUSLY RECORDED AT REEL: 64838 FRAME: 948. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded May 29, 2024
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 067534/0680 →
CORRECT ERROR IN ASSIGNMENT NAME FROM STATS CHIPPAC PTE. LTE. TO STATS CHIPPAC PTE. LTD. (REEL: 038378 FRAME: 0328 Recorded Aug 30, 2023
From: STATS CHIPPAC PTE. LTE.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 064838/0948 →
RELEASE OF SECURITY INTEREST Recorded Jun 15, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052935/0327 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0328 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 27, 2008
From: PAGAILA, REZA A.; DO, BYUNG TAI; LIN, YAOJIAN
To: STATS CHIPPAC, LTD.
Reel/Frame 021039/0485 →