IP Library Granted Patent US 8,076,755
Granted Patent B2
US 8,076,755 · App. 12/134,861 · Granted Dec 13, 2011

Semiconductor device and method of manufacturing the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,076,755
App. No.
12/134,861
Granted
Dec 13, 2011
Kind
B2
Abstract

Disclosed is a semiconductor device in which emitter pad electrodes connected to an active region, collector and base pad electrodes are formed on a surface of a semiconductor substrate. Furthermore, on a back surface of the semiconductor substrate, a backside electrode is formed. Moreover, the emitter pad electrodes connected to a grounding potential are connected to the backside electrode through feedthrough electrodes penetrating the semiconductor substrate in a thickness direction.

Claims (32)

1. A reverse-mounted semiconductor device comprising:

a semiconductor substrate;

a three-terminal semiconductor element including a BIP transistor formed on the semiconductor substrate;

three pad electrodes provided respectively in different regions around the semiconductor element, each of the three pad electrodes connected through wiring to one of the three electrodes of the semiconductor chip, respectively;

through regions opened on a back surface of the semiconductor substrate, and exposing the three pad electrodes, respectively; and

three backside pad electrodes provided on the back surface of the semiconductor substrate, and connected respectively with the three pad electrodes being in contact with feedthrough electrodes extending respectively to the three through regions, the backside pad electrodes comprising a backside base electrode, a backside collector electrode, and a backside emitter electrode,

wherein the backside emitter electrode is in direct contact with the back surface of the semiconductor substrate, and each of the backside base electrode and backside collector electrode is insulated from the back surface of the semiconductor substrate.

2. A substrate module comprising:

a reverse-mounted semiconductor device according to claim 1 ; and

a mount board including a conductive pattern formed on a main surface thereof,

wherein the semiconductor device is mounted, so that backside pad electrodes of the semiconductor device are electrically connected to the conductive pattern of the mount board.

3. A semiconductor module comprising:

a reverse-mounted semiconductor device according to claim 1 ;

an electrode connected to the semiconductor device; and

an insulating resin sealing the semiconductor device and the electrode.

4. A reverse-mounted semiconductor device comprising:

a semiconductor chip including a semiconductor substrate on which at least a semiconductor element is formed, as well as a first electrode, a second electrode, and a control electrode controlling a current flowing through the first and second electrodes, the first, second, and control electrodes being provided on a front surface of the semiconductor substrate;

a first pad electrode provided in a first region around the chip by a first wiring electrically connected to the first electrode and extending to the first region;

a second pad electrode provided in a second region around the chip by a second wiring electrically connected to the second electrode and extending to the second region;

a third pad electrode provided in a third region around the chip by a third wiring electrically connected to the control electrode and extending to the third region;

first, second and third through regions formed respectively on back surfaces of the first, second and third pad electrodes to expose the first, second and third pad electrodes from a back surface of the semiconductor substrate;

first, second and third feedthrough electrodes being electrically in contact, respectively, with the first, second and third pad electrodes, which are exposed from the back surface of the semiconductor substrate, and respectively covering side walls of the through regions; and

first, second and third backside electrodes electrically connected with the first, second and third feedthrough electrodes, respectively, and provided on the back surface of the semiconductor substrate, wherein the second backside electrode is in direct contact with the back surface of the semiconductor substrate, and each of the first backside electrode and the third backside electrode is insulated from the back surface of the semiconductor substrate.

5. The reverse-mounted semiconductor device according to claim 4 , wherein the second backside electrode is formed larger in size than each of the first and third backside electrodes.

6. A substrate module comprising:

a reverse-mounted semiconductor device according to claim 4 ; and

a mount board including a conductive pattern formed on a main surface thereof,

wherein the semiconductor device is mounted, so that backside pad electrodes of the semiconductor device are electrically connected to the conductive pattern of the mount board.

7. A semiconductor module comprising:

a reverse-mounted semiconductor device according to claim 4 ;

an electrode connected to the semiconductor device; and

an insulating resin sealing the semiconductor device and the electrode.

Assignments (8)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Aug 25, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 039853/0001 →
SECURITY INTEREST Recorded Apr 15, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 038620/0087 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 10, 2014
From: KANTO SANYO SEMICONDUCTOR CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 033713/0296 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT #12/577882 PREVIOUSLY RECORDED ON REEL 026594 FRAME 0385. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded May 6, 2014
From: SANYO ELECTRIC CO., LTD
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 032836/0342 →
CORRECTIVE ASSIGNMENT TO CORRECT THE RECEIVING PARTY PREVIOUSLY RECORDED ON REEL 021201 FRAME 0049. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT DOCUMENT IS STILL IN EFFECT. SANYO ELECTRIC CO., LTD. AND KANTO SANYO SEMICONDUCTORS CO., LTD. ARE BOTH THE ASSIGNEES. Recorded Nov 4, 2011
From: UMEMOTO, MITSUO; MATSUMOTO, SHIGEHITO; KUBO, HIROTOSHI; SHIRAHATA, YUKARI; YAMAMURO, MASAMICHI; KAMEYAMA, KOUJIRO
To: SANYO ELECTRIC CO., LTD.; KANTO SANYO SEMICONDUCTORS CO., LTD.
Reel/Frame 027181/0390 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2011
From: SANYO ELECTRIC CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 026594/0385 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 7, 2008
From: UMEMOTO, MITSUO; MATSUMOTO, SHIGEHITO; KUBO, HIROTOSHI; SHIRAHATA, YUKARI; YAMAMURO, MASAMICHI; KAMEYAMA, KOUJIRO
To: SANYO ELECTRIC CO., LTD.
Reel/Frame 021201/0049 →