IP Library Granted Patent US 8,094,223
Granted Patent B1
US 8,094,223 · App. 12/156,351 · Granted Jan 10, 2012

Bus driving in an image sensor

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,094,223
App. No.
12/156,351
Granted
Jan 10, 2012
Kind
B1
Abstract

A bus driver having one or more feedback paths between a column amplifier and a pixel bus in an image sensor is described.

Claims (35)

1. An image sensor, comprising:

a bus;

a column amplifier having an input and an output; and

a first feedback path coupled between the output of the column amplifier and the input of the column amplifier, wherein the bus is coupled to a node within the first feedback path, the first feedback path including a first transistor having an input coupled to the output of the column amplifier and an output coupled to the bus at the node, and also including a second transistor having an input coupled to the bus at the node and an output coupled to the input of the column amplifier, wherein the first and second transistors are operated substantially in phase.

2. The image sensor of claim 1 , further comprising a second feedback path coupled between the output of the column amplifier and the input of the column amplifier.

3. The image sensor of claim 2 , wherein the second feedback path comprises a resistor.

4. The image sensor of claim 2 , wherein the second feedback path comprises a third transistor.

5. The image sensor of claim 4 , wherein the third transistor has an adjustable gate voltage.

6. The image sensor of claim 5 , wherein the gate voltage of the third transistor is coupled to digital-to-analog (DAC) circuitry.

7. The image sensor of claim 6 , further comprising a sequencer having the DAC circuitry.

8. The image sensor of claim 5 , wherein the gate voltage of the third transistor is coupled to an input/output (I/O) pin of the image sensor.

9. The image sensor of claim 1 , further comprising:

a pixel array having a column of pixels coupled to another input of the column amplifier;

a multiplexer coupled to the bus; and

an output amplifier coupled to the multiplexer.

10. An image sensor, comprising:

a bus;

a column amplifier having an input and an output; and

a first feedback path coupled between the output of the column amplifier and the input of the column amplifier, wherein the bus is coupled to a node within the first feedback path, the first feedback path including a first transistor having an input coupled to the output of the column amplifier and an output coupled to the bus at the node, and also including a second transistor having an input coupled to the bus at the node and an output coupled to the input of the column amplifier; and

a second feedback path coupled between the output of the column amplifier and the input of the column amplifier, the second feedback path comprises a third transistor, wherein the first transistor, the second transistor and the third transistor have approximately matching impedances.

11. A method, comprising:

providing, in an image sensor, a driving switch in a first feedback path between an output of a column amplifier and an input of the column amplifier, wherein the driving switch is coupled to a pixel bus; and

providing, in the image sensor, a buffer switch in the first feedback path to buffer an input capacitance of the column amplifier from the pixel bus, wherein the driving switch and the buffer switch have approximately matching impedances.

12. The method of claim 11 , further comprising providing a second feedback path between the output of the column amplifier and the input of the column amplifier.

13. The method of claim 12 , wherein the second feedback path comprises a resistor.

14. A method, comprising:

providing, in an image sensor, a driving switch in a first feedback path between an output of a column amplifier and an input of the column amplifier, wherein the driving switch is coupled to a pixel bus; and

providing, in the image sensor, a buffer switch in the first feedback path to buffer an input capacitance of the column amplifier from the pixel bus, and further comprising providing a second feedback path between the output of the column amplifier and the input of the column amplifier, wherein the second feedback path comprises a feedback transistor having a gate.

15. The method of claim 14 , further comprising adjusting a bias voltage applied to the gate of the feedback transistor to substantially match an impedance of the feedback transistor to impedances of the driving switch and the buffer switch.

16. The method of claim 15 , wherein the bias voltage is adjusted by digital to analog circuitry within the image sensor.

17. The method of claim 15 , wherein the bias voltage is adjusted by circuitry disposed off of the image sensor.

18. An image sensor, comprising:

means for driving one or more pixel buses in the image sensor, the means for driving including a driver switch coupled to an output of the means for driving, and further including a buffer switch in a feedback path of the means for driving; and

means for increasing a frame rate of the image sensor by reducing a settling time of the one or more pixel buses using the means for driving, wherein the means for driving and the means for increasing are operated substantially in phase for driving the one or more pixel buses.

19. The image sensor of claim 18 , wherein the means for increasing the frame rate reduces the settling time without increasing a total capacitance of the one or more pixel buses.

Assignments (6)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Aug 25, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 039853/0001 →
SECURITY INTEREST Recorded Apr 15, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 038620/0087 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 26, 2012
From: ON SEMICONDUCTOR TRADING, LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 028447/0926 →
CONFIRMATORY ASSIGNMENT Recorded Mar 23, 2011
From: CYPRESS SEMICONDUCTOR CORPORATION
To: ON SEMICONDUCTOR TRADING LTD.
Reel/Frame 026004/0167 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 29, 2008
From: DE WIT, YANNICK; WITVROUWEN, NICK
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 021074/0294 →