IP Library Granted Patent US 8,254,071
Granted Patent B2
US 8,254,071 · App. 12/180,440 · Granted Aug 28, 2012

Method and apparatus of providing 2-stage ESD protection for high-speed interfaces

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,254,071
App. No.
12/180,440
Granted
Aug 28, 2012
Kind
B2
Abstract

The present invention relates to a method and apparatus of providing 2-stage ESD protection for high-speed interfaces. An aspect of the present invention is to provide an integrated multi-stage ESD/EOS protection solution for such high-speed applications. In one embodiment, the ESD protection device has multiple ESD stages integrated into a single integrated circuit package and is mounted to a printed circuit board in series with a device under protection. In another embodiment the multiple ESD stages integrated into a single integrated circuit package of the ESD protection device are coupled with a series element that isolates a 2nd stage from a 1st stage during an ESD event, thus ensuring that the 2 nd stage turns on before the 1 st stage, as well as provides for less current in the 2 nd stage.

Claims (46)

1. An electrostatic discharge (ESD) protection device that protects another separate protected device from an ESD event pulse by transmitting the ESD event pulse to ground and that passes a signal to the separate protected device, the ESD protection device comprising:

an integrated semiconductor provided in a first package adapted to be mounted on a printed circuit board, the integrated semiconductor including:

an input pad that receives the signal and the ESD event pulse;

an output pad adapted to pass the signal from the integrated semiconductor to a device under protection provided in a second package different from the first package; and

an electrostatic discharge circuit connected between the input pad and the output pad, wherein the electrostatic discharge circuit passes the signal to the output pad and dissipates the ESD event pulse by providing a path to the ground for the ESD event pulse, the electrostatic discharge circuit comprising:

a first stage that contains a first ESD clamp device that provides an electrostatic discharge path to the ground for the ESD event pulse;

a second stage that contains a second ESD clamp device that provides another electrostatic discharge path to the ground for the ESD event pulse, such that the first stage clamps more energy from the ESD event pulse than the second stage; and

a series coupling element that couples the first stage to the second stage, so that during the ESD event, the first stage turns on independently of the second stage

wherein the separate protected device is mounted on the printed circuit board and the integrated semiconductor is adapted to be mounted on the printed circuit board such that the integrated semiconductor is disposed in series with the separate protected device, and

wherein a transmission line impedance of the integrated semiconductor is tuned using bond wires of the first package.

2. The apparatus according to claim 1 wherein the first ESD clamp device includes a first pair of steering diodes and a first zener diode and wherein the second ESD clamp device includes a second pair of steering diodes and a second zener diode.

3. The apparatus according to claim 2 wherein the signal is a differential signal having a positive component and a negative component, where the input pad, the output pad, and the electrostatic discharge circuit are duplicated within the first package to operate upon the differential signal; and

further including dual rail clamps that are used by each of the first and second ESD clamp devices, wherein the dual rails include decoupled positive voltage rails.

4. The apparatus according to claim 3 wherein the duplicated electrostatic discharge circuits each include a separate first stage, second stage and series coupling element for each of the positive component and the negative component of the differential signal.

5. The apparatus according to claim 4 wherein the first ESD clamp device in each of the duplicated electrostatic discharge circuits include the first pair of steering diodes and the first zener diode and wherein the second ESD clamp in each of the duplicated electrostatic discharge circuits device includes the second pair of steering diodes and the second zener diode.

6. The apparatus according to claim 3 wherein the first and second ESD clamps each do not include a zener diode.

7. The apparatus according to claim 3 wherein the first stage turns on before the second stage.

8. The apparatus according to claim 1 wherein the first and second ESD clamps each do not include a zener diode.

9. The apparatus according to claim 1 wherein the first stage turns on before the second stage.

10. An apparatus for transmitting a signal and discharging an ESD event pulse associated with an ESD event to ground comprising:

a printed circuit board having an input line that transmits the signal;

a device under protection mounted on the printed circuit board, the device under protection comprising an integrated circuit that contains an ESD protected input that receives the signal and a device under protection electrostatic discharge circuit for dissipating the ESD event pulse by providing path to the ground, the device under protection electrostatic discharge circuit including a second stage that contains a second ESD clamp device; and

an electrostatic discharge protection device provided in a package that is mounted on the printed circuit board separately from the device under protection and between the input line and the device under protection, thereby protecting the device under protection from the ESD event and transmitting the signal to the device under protection, the electrostatic discharge protection device including:

an integrated semiconductor, the integrated semiconductor including:

an input pad electrically coupled to the input line of the printed circuit board, that receives the signal and the ESD event pulse associated with the ESD event;

an output pad electrically coupled to the ESD protected input of the device under protection so that the electrostatic discharge protection device is disposed in series with the device under protection and providing a path for the signal to the ESD protected input; and

an electrostatic discharge circuit connected between the input pad and the output pad, the electrostatic discharge circuit dissipating the ESD event pulse by providing a path to the ground, the electrostatic discharge circuit comprising:

a first stage that contains a first ESD clamp device that provides an electrostatic discharge path to the ground, such that the first stage clamps more energy from the ESD event pulse than the second stage; and

a series coupling element that couples the first stage to the second stage, so that during the ESD event, the first stage turns on independently of the second stage,

wherein bond wires of the package are used to tune a transmission line impedance of the integrated semiconductor.

11. The apparatus according to claim 10 wherein the first ESD clamp device includes a first pair of steering diodes and a first zener diode and wherein the second ESD clamp device includes a second pair of steering diodes and a second zener diode.

12. The apparatus according to claim 11 wherein the signal is a differential signal having a positive component and a negative component, where the input pad, the output pad, the device under protection electrostatic discharge circuit, and the electrostatic discharge circuit are duplicated to operate upon the differential signal; and further including dual rail clamps that are used by each of the first and second ESD clamp devices, wherein the dual rails include decoupled positive voltage rails.

13. The apparatus according to claim 12 wherein the duplicated electrostatic discharge circuits each include a separate first stage, second stage and series coupling element for each of the positive component and the negative component of the differential signal.

14. The apparatus according to claim 13 wherein the first ESD clamp device in each of the duplicated electrostatic discharge circuits include the first pair of steering diodes and the first zener diode and wherein the second ESD clamp in each of the duplicated electrostatic discharge circuits device includes the second pair of steering diodes and the second zener diode.

15. The apparatus according to claim 12 wherein the first and second ESD clamps each do not include a zener diode.

16. The apparatus according to claim 12 wherein the first stage turns on before the second stage.

17. The apparatus according to claim 10 wherein the first and second ESD clamps each do not include a zener diode.

18. The apparatus according to claim 10 wherein the first stage turns on before the second stage.

19. An electrostatic discharge (“ESD”) circuit that transmits a differential signal and discharges an ESD event pulse to ground, the ESD circuit comprising an integrated semiconductor provided within an integrated circuit package that is adapted to be mounted on a printed circuit board in series with a protected device that is also mounted on the printed circuit board, wherein the integrated semiconductor includes:

a pair of input pads that receives the differential signal;

a two channel electrostatic discharge circuit that conducts the differential signal to output pads, and that is configured to dissipate the ESD event pulse by providing paths to the ground, wherein the differential signal is transmitted to the protected device through the electrostatic discharge circuits, the output pads and the printed circuit board, and wherein each channel of the electrostatic discharge circuit comprises:

a first stage that contains a first ESD clamp device that provides an electrostatic discharge path to the ground for the ESD event pulse;

a second stage that contains a second ESD clamp device that provides another electrostatic discharge path to the ground for the ESD event pulse, such that the first stage clamps more energy from the ESD event pulse than the second stage; and

a series coupling element that couples the first stage to the second stage, so that during the ESD event, the first stage turns on independently of the second stage,

wherein bonding wires in the integrated circuit package are used to tune impedances of the integrated semiconductor, the tuned impedances including a transmission line impedance.

20. The electrostatic discharge circuit of claim 19 , wherein inductances associated with the bonding wires in the integrated circuit package are tightly matched between the two channels of the electrostatic discharge circuit.

Assignments (8)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Aug 25, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 039853/0001 →
RELEASE OF SECURITY INTEREST Recorded May 6, 2016
From: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT AND COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 038631/0345 →
RELEASE OF SECURITY INTEREST Recorded May 6, 2016
From: JPMORGAN CHASE BANK, N.A. (ON ITS BEHALF AND ON BEHALF OF ITS PREDECESSOR IN INTEREST, CHASE MANHATTAN BANK)
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 038632/0074 →
SECURITY INTEREST Recorded Apr 15, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 038620/0087 →
MERGER Recorded Aug 24, 2010
From: CALIFORNIA MICRO DEVICES CORPORATION
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 024879/0135 →
SECURITY AGREEMENT Recorded Mar 15, 2010
From: CALIFORNIA MICRO DEVICES CORPORATION
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 024079/0097 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 25, 2008
From: DUNNIHOO, JEFF; KIMOTO, RICHARD
To: CALIFORNIA MICRO DEVICES
Reel/Frame 021296/0357 →