IP Library Granted Patent US 7,880,212
Granted Patent B2
US 7,880,212 · App. 12/198,005 · Granted Feb 1, 2011

Method for producing a dielectric interlayer and storage capacitor with such a dielectric interlayer

Assignee: Qimonda AG
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,880,212
App. No.
12/198,005
Granted
Feb 1, 2011
Kind
B2
Abstract

A dielectric interlayer, especially for a storage capacitor, is formed from a layer sequence subjected to a temperature process, wherein the layer sequence has at least a first metal oxide layer and a second metal oxide layer formed by completely oxidizing a metal nitride layer to higher valency.

Claims (14)

1. A storage capacitor for use in a semiconductor storage cell, comprising:

a first electrode layer,

a second electrode layer, and

a dielectric interlayer disposed between the first electrode layer and the second electrode layer,

wherein the dielectric interlayer comprises a layer sequence subjected to a temperature process, which has at least a first metal oxide layer and a second metal oxide layer formed by completely oxidizing a metal nitride layer to higher valency.

2. The storage capacitor according to claim 1 , wherein

the first metal oxide is any of alumina, titanium oxide, tantalum oxide, hafnium oxide, zirconium oxide and an oxide of the lanthanum group, and

the metal nitride is any of aluminum nitride, titanium nitride, tantalum nitride, hafnium nitride, zirconium nitride, silicon nitride and a nitride of the lanthanum group.

3. The storage capacitor according to claim 2 , wherein the first metal oxide is alumina and the metal nitride is titanium nitride.

4. The storage capacitor according to claim 1 , wherein

a trench is realized in a semiconductor substrate,

the first electrode layer in the semiconductor substrate is formed around the trench,

the dielectric interlayer is realized on the trench wall, and

the second electrode layer is disposed on the dielectric interlayer.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 30, 2015
From: INFINEON TECHNOLOGIES AG
To: POLARIS INNOVATIONS LIMITED
Reel/Frame 037171/0719 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 19, 2015
From: INFINEON TECHNOLOGIES AG
To: POLARIS INNOVATIONS LIMITED
Reel/Frame 037147/0487 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 8, 2015
From: QIMONDA AG
To: INFINEON TECHNOLOGIES AG
Reel/Frame 035623/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 12, 2010
From: INFINEON TECHNOLOGIES AG
To: QIMONDA AG
Reel/Frame 023768/0001 →
Continuity (2)
Division 1143870000 · May 23, 2006
Related Publication 20080316675A1 · Dec 25, 2008