IP Library Granted Patent US 7,791,140
Granted Patent B2
US 7,791,140 · App. 12/278,629 · Granted Sep 7, 2010

Double-gate semiconductor devices having gates with different work functions and methods of manufacture thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,791,140
App. No.
12/278,629
Granted
Sep 7, 2010
Kind
B2
Abstract

A double-gate FinFET and methods for its manufacture are provided. The FinFET includes first and second gates ( 72, 74 ) adjacent respective sides of the fin ( 20 ), with at least a portion of the first gate facing the fin being formed of polycrystalline silicon, and at least a portion of the second gate facing the fin being formed of a metal silicide compound. The different compositions of the two gates provide different respective work functions to reduce short channel effects.

Claims (29)

1. A semiconductor device including:

a fin of semiconductor material on an insulating substrate;

a first gate separated from a first side of the fin by a gate dielectric layer, with at least a portion of the first gate facing the fin being formed of polycrystalline silicon, the polycrystalline silicon extending over the first side of the fin;

wherein a localised oxide layer is over a portion of the polycrystalline silicon; and

a second gate separated by a gate dielectric layer from a second side of the fin which is opposite to the first side, characterised in that the second gate is opposite the first gate and at least a portion of the second gate facing the fin comprises a fully silicided metal silicide region.

2. A device of claim 1 wherein at least a portion of the first gate and/or the second gate near to the fin is doped with dopant atoms.

3. A device of claim 2 wherein the dopant atoms comprise arsenic atoms.

4. A device of claim 1 wherein a layer of a metal silicide compound is formed over the polycrystalline silicon portion of the first gate.

5. A method of manufacturing a semiconductor device the method comprising:

providing an insulating substrate having a top surface;

forming a fin of semiconductor material on the top surface of the insulating substrate, the fin having first and second opposite sides;

depositing a layer of polycrystalline silicon;

forming a localised oxide layer over a portion of the polycrystalline silicon layer which extends over the first side of the fin;

depositing a metal layer; and

annealing such that a fully silicided metal silicide region is formed where the metal layer is in contact with the underlying polycrystalline silicon layer overlying the second side of the fin.

6. The method as recited in claim 5 , wherein forming a localised oxide layer comprises:

projecting ions towards the substrate, at a non-perpendicular angle relative to its top surface, such that a greater number of ions are implanted in a portion of the polycrystalline silicon layer overlying the second side of the fin than a portion overlying the first side thereof;

oxidising the outer surface of the polycrystalline silicon layer, the greater number of implanted ions present in said portion of the polycrystalline silicon layer overlying the second side of the fin resulting in a thinner oxide layer being formed thereover relative to the oxide layer over said portion of the polycrystalline silicon layer overlying the first side of the fin; and

etching away oxide material isotropically to leave said localised layer.

7. The method as recited in claim 5 , wherein forming a localised oxide layer comprises:

forming a layer of oxide material over the polycrystalline silicon layer

projecting ions towards the substrate, at a non-perpendicular angle relative to its top surface, such that a greater number of ions are implanted in a portion of the oxide layer overlying the second side of the fin than a portion overlying the first side thereof;

etching away oxide material to leave said localised layer, the greater number of implanted ions present in said portion of the oxide layer overlying the second side of the fin causing it to etch away more quickly than that portion of the oxide layer overlying the first side of the fin.

8. The method as recited in claim 6 , wherein the projected ions comprise nitrogen.

9. The method as recited in claim 5 , wherein the metal layer is formed of nickel or platinum.

10. The method as recited in claim 5 further including removing material in the polycrystalline silicon layer overlying the top of the fin to separate the portions on either side of the gate.

11. The method as recited in claim 5 , further including after annealing such that a fully silicided metal silicide region is formed,

removing metal silicide material overlying the top of the fin to form the first and second separate gates on respective sides of the fin.

12. The method as recited in claim 10 , wherein the material is removed by CMP.

Assignments (14)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051145/0184 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051030/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0387 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050745/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042762/0145 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042985/0001 →
PATENT RELEASE Recorded Aug 17, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 039707/0471 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12092129 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Jul 14, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039361/0212 →
CERTIFICATE RE. TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS Recorded Apr 11, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.; MIZUHO BANK, LTD.
To: NXP B.V.
Reel/Frame 038401/0296 →
PATENT RELEASE Recorded Apr 11, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.; MIZUHO BANK, LTD.
To: NXP B.V.
Reel/Frame 038400/0637 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 15, 2016
From: NXP B.V.
To: UNITED MICROELECTRONICS CORP.
Reel/Frame 037973/0107 →
SECURITY AGREEMENT SUPPLEMENT Recorded Mar 7, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 038017/0058 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 7, 2008
From: VAN DAL, MARK; SURDEANU, RADU
To: NXP, B.V.
Reel/Frame 021356/0060 →