IP Library Granted Patent US 8,406,004
Granted Patent B2
US 8,406,004 · App. 12/331,341 · Granted Mar 26, 2013

Integrated circuit packaging system and method of manufacture thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,406,004
App. No.
12/331,341
Granted
Mar 26, 2013
Kind
B2
Abstract

A method of manufacture of an integrated circuit packaging system includes providing an integrated circuit having an active side and a non-active side; forming an indent, having a flange and an indent side, from a peripheral region of the active side; and forming a conformal interconnect, having an elevated segment, a slope segment, and a flange segment, over the indent.

Claims (13)

1. An integrated circuit packaging system comprising:

an integrated circuit, having an active side and a non-active side, with an indent, having a flange and an indent side, in a peripheral region of the active side and an elevated portion at a central region of the active side, the flange along the perimeter of the elevated portion, the integrated circuit includes a terminal pad at the active side; and

a conformal interconnect, having an elevated segment, a sloped segment, and a flange segment, over the indent, the conformal interconnect includes the sloped segment between the flange segment and the elevated segment;

a mounting pad on the active side, the mounting pad and the elevated segment on the elevated portion;

a carrier with the integrated circuit thereover and connected to the flange segment;

a device mounted over the carrier; and

an encapsulation over the integrated circuit and the device with the elevated segment exposed.

2. The system as claimed in claim 1 wherein:

the conformal interconnect having the elevated segment includes the elevated segment over the terminal pad.

3. The system as claimed in claim 1 wherein the integrated circuit includes an integrated circuit edge exposed by the conformal interconnect.

4. The system as claimed in claim 1 wherein:

the device is mounted over the integrated circuit and connected to the carrier; and

the encapsulation includes an opening over the integrated circuit and the device with the device exposed by the opening.

Assignments (5)
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE'S NAME ON THE COVER SHEET FROM STATS CHIPPAC PTE. LTE. TO STATS CHIPPAC PTE. LTD. PREVIOUSLY RECORDED ON REEL 038378 FRAME 0244. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME. Recorded Aug 31, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 065239/0786 →
RELEASE OF SECURITY INTEREST Recorded Jun 5, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052850/0237 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0244 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 22, 2008
From: PAGAILA, REZA ARGENTY; DO, BYUNG TAI; CHUA, LINDA PEI EE
To: STATS CHIPPAC LTD.
Reel/Frame 022018/0089 →