IP Library Granted Patent US 8,309,973
Granted Patent B2
US 8,309,973 · App. 12/369,993 · Granted Nov 13, 2012

Silicon-based sub-mount for an opto-electronic device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,309,973
App. No.
12/369,993
Granted
Nov 13, 2012
Kind
B2
Abstract

A package for an optoelectronic device (e.g., a light emitting device such as a LED) includes a sub-mount including a silicon substrate having a thickness in the range of 350 μm-700 μm. The optoelectronic device is mounted on a die attach pad on the front-side surface of the substrate. Feed-through metallization in one or more via structures electrically couples the die attach pad to a contact pad on the back-side surface of the substrate.

Claims (21)

1. A sub-mount for an optoelectronic device comprising: a silicon substrate having a thickness in the range of 350 μm-700 μm and having a front-side surface and a back-side surface; a singular die attach pad on which to mount the optoelectronic device, the die attach pad disposed on the front-side surface of the substrate; a front side via structure having a first bottom and inclined walls such that a cross-section of the front side via structure becomes increasingly narrower from the front-side surface toward the back-side surface; a back side via structure having a second bottom and inclined walls such that a cross-section of the back side via structure becomes increasingly narrower from the back-side surface toward the front-side surface, wherein the first bottom and the second bottom are not a same size, and wherein the first bottom and the second bottom meet between the front-side surface and the back-side surface; an insulating layer over the inclined walls of the back side via structure; feed-through metallization over the insulating layers in the back side via structure; a first contact pad disposed on the front-side surface of the substrate and directly electrically contacted at the front-side surface of the substrate to the die attach pad; and a second contact pad disposed on the front-side surface of the substrate and not directly electrically contacted at the front-side surface to the die attach pad, wherein the feed-through metallization in at least one of the via structures electrically couples the die attach pad to a first surface mount device (“SMD”) pad on the back-side surface of the substrate.

2. The sub-mount of claim 1 wherein the silicon substrate has a thickness in the range of 400 μm-600 μm.

3. The sub-mount of claim 1 wherein each via structure has a cross-section shaped like two substantially regular trapezoids, one atop the other and inverted with respect to one another.

4. The sub-mount of claim 3 wherein feed-through metallization in at least one of the via structures electrically couples the first contact pad to the first SMD pad on the back-side surface of the substrate, and

wherein feed-through metallization in at least another one of the via structures electrically couples the second contact pad to a second SMD pad on the back-side surface of the substrate.

5. The sub-mount of claim 4 further comprising a thermal pad on the back-side surface of the substrate.

6. The sub-mount of claim 1 wherein the distance between the back-side surface of the substrate and the die attach pad on the front-side surface is substantially the same as the thickness of the substrate.

7. An optoelectronic device package comprising: a sub-mount comprising a silicon substrate having a thickness in the range of 350 μm-700 μm and having a front-side surface and a back-side surface; a singular die attach pad, an anode pad and a cathode pad on the front-side surface of the substrate; first and second SMD pads on the back-side surface of the substrate; a front side via structure having a first bottom and inclined walls such that a cross-section of the front side via structure becomes increasingly narrower from the front-side surface toward the back-side surface; a back side via structure having a second bottom and inclined walls such that a cross-section of the back side via structure becomes increasingly narrower from the back-side surface toward the front-side surface, wherein the first bottom and the second bottom are not a same size, and wherein the first bottom and the second bottom meet between the front-side surface and the back-side surface; an insulating layer over the inclined walls of the back side via structure; feed-through metallization over the insulating layers in the back side via structure; and a light emitting device mounted to the die attach pad; wherein one of the anode pad and the cathode pad is directly electrically contacted at the front-side surface to the die attach pad and the other of the anode pad and the cathode pad is not directly electrically contacted at the front-side surface to the die attach pad; wherein the feed-through metallization in at least one of the via structures electrically couples the anode pad to the first SMD pad and wherein the feed-through metallization in at least another one of the via structures electrically couples the cathode pad to the second SMD pad.

8. The package of claim 7 wherein the silicon substrate has a thickness in the range of 400 μm-600 μm.

9. The package of claim 7 wherein each via structure has a cross-section shaped like two substantially regular trapezoids, one atop the other and inverted with respect to one another.

10. The package of claim 9 wherein the distance between the back-side surface of the substrate and the die attach pad on the front-side surface is substantially the same as the thickness of the substrate.

11. The package of claim 10 wherein the light emitting device comprises a LED chip.

12. The package of claim 7 wherein the anode pad is electrically coupled to the die attach pad, such that the die attach pad is electrically coupled to the first SMD pad.

13. A sub-mount for an optoelectronic device comprising: a silicon substrate having a front-side surface and a back-side surface; a singular die attach pad disposed on the front-side surface of the substrate; a front side via structure having a first bottom and inclined walls such that a cross-section of the front side via structure becomes increasingly narrower from the front-side surface toward the back-side surface; a back side via structure having a second bottom and inclined walls such that a cross-section of the back side via structure becomes increasingly narrower from the back-side surface toward the front-side surface, wherein the first bottom and the second bottom are not a same size, and wherein the first bottom and the second bottom meet between the front-side surface and the back-side surface; an insulating layer over the inclined walls of the inclined walls of the back side via structure; feed-through metallization over the insulating layers in the back side via structure; a first contact pad disposed on the front-side surface of the substrate and directly electrically contacted at the front-side surface to the die attach pad; and a second contact pad disposed on the front-side surface of the substrate and not directly electrically contacted at the front-side surface to the die attach pad, wherein the feed-through metallization in at least one of the via structures electrically couples the die attach pad to a first pad on the back-side surface of the substrate.

14. The sub-mount of claim 13 wherein the silicon substrate has a thickness in the range of 400 μm-600 μm.

15. The sub-mount of claim 13 wherein each via structure has a cross-section shaped like two substantially regular trapezoids, one atop the other and inverted with respect to one another.

16. The sub-mount of claim 13 :

wherein feed-through metallization in at least one of the via structures electrically couples the first contact pad to the first pad on the back-side surface of the substrate, and

wherein feed-through metallization in at least another one of the via structures electrically couples the second contact pad to the second pad on the back-side surface of the substrate.

17. The sub-mount of claim 13 further comprising a thermal pad on the back-side surface of the substrate.

18. The sub-mount of claim 13 wherein the distance between the back-side surface of the substrate and the die attach pad on the front-side surface is substantially the same as the thickness of the substrate.

Assignments (5)
MERGER Recorded Mar 26, 2016
From: CHIP STAR LTD.
To: EPISTAR CORPORATION
Reel/Frame 038107/0949 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2015
From: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
To: CHIP STAR LTD.
Reel/Frame 036543/0245 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 30, 2010
From: HYMITE A/S
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 025403/0566 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 31, 2009
From: HYMITE GMBH
To: HYMITE A/S
Reel/Frame 022478/0926 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 27, 2009
From: KUHMANN, JOCHEN; HUSCHER, HEIKE
To: HYMITE GMBH
Reel/Frame 022462/0113 →