IP Library Granted Patent US 8,643,163
Granted Patent B2
US 8,643,163 · App. 12/371,730 · Granted Feb 4, 2014

Integrated circuit package-on-package stacking system and method of manufacture thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,643,163
App. No.
12/371,730
Filed
Feb 16, 2009
Granted
Feb 4, 2014
Kind
B2
Examiner
CAO, PHAT X
Art Unit
2814
USPC
257/686
Abstract

An integrated circuit package-on-package stacking system includes: providing a first integrated circuit package, mounting a metalized interposer substrate over the first integrated circuit package, attaching a stiffener integrated with the metalized interposer substrate and having dimensions within package extents, and attaching a second integrated circuit package on the metalized interposer substrate adjacent the stiffener.

Claims (41)

1. An integrated circuit package-on-package stacking system comprising:

a first integrated circuit package having a first substrate and a first integrated circuit formed on the first substrate;

a metalized interposer substrate of flexible tape over the first integrated circuit package;

a stiffener integrated with the metalized interposer substrate thinner than the first substrate whereby the stiffener provides structural integrity and mitigates structural deformation, the stiffener having an extension along an outer edge of the metalized interposer substrate or the first substrate, the extension operable to cover at least a portion of the outer edge of the metalized interposer substrate or the first substrate;

a second integrated circuit package directly on the metalized interposer substrate and supported only by the metalized interposer substrate; and

a transition interconnect on the first integrated circuit package, the transition interconnect, entirely and directly below the stiffener, exposed between the first substrate and the metalized interposer substrate.

2. The system as claimed in claim 1 wherein the transition interconnect is attached to the metalized interposer substrate.

3. The system as claimed in claim 1 further comprising:

a contact pad on the metalized interposer substrate; and

a discrete component coupled to the contact pad.

4. The system as claimed in claim 1 wherein the second integrated circuit package is smaller than the first integrated circuit package.

5. The system as claimed in claim 1 further comprising an electromagnetic shield over the second integrated circuit package.

6. The system as claimed in claim 1 further comprising:

a through conductor in the first substrate of the first integrated circuit package;

wherein the metalized interposer substrate over the first integrated circuit package includes the metalized interposer substrate configured to provide a redistribution layer; and

wherein the stiffener integrated with the metalized interposer substrate includes dimensions within package extents based on the metalized interposer substrate.

7. The system as claimed in claim 1 wherein the transition interconnect is a solder ball.

8. The system as claimed in claim 3 wherein the discrete component is a passive component.

9. The system as claimed in claim 4 wherein the second integrated circuit package is a land grid array package.

10. The system as claimed in claim 5 wherein the electromagnetic shield is mounted on the metalized interposer substrate.

11. A method of manufacture of an integrated circuit package-on-package stacking system comprising:

providing a first integrated circuit package having a first substrate and a first integrated circuit formed on the first substrate;

mounting a metalized interposer substrate of flexible tape over the first integrated circuit package;

integrating a stiffener with the metalized interposer substrate thinner than the first substrate whereby the stiffener provides structural integrity and mitigates structural deformation, the stiffener having an extension along an outer edge of the metalized interposer substrate or the first substrate, the extension covering at least a portion of the outer edge of the metalized interposer substrate or the first substrate;

attaching a second integrated circuit package directly on the metalized interposer substrate and supported only by the metalized interposer substrate 130 ; and

attaching a transition interconnect on the first integrated circuit package, the transition interconnect entirely and directly below the stiffener and exposed between the first substrate and the metalized interposer substrate.

12. The method as claimed in claim 11 wherein attaching the transition interconnect includes attaching the transition interconnect to the metalized interposer substrate.

13. The method as claimed in claim 11 further comprising:

providing a contact pad on the metalized interposer substrate; and

coupling a discrete component to the contact pad.

14. The method as claimed in claim 11 wherein attaching the second integrated circuit package includes the second integrated circuit package being smaller than the first integrated circuit package.

15. The method as claimed in claim 11 further comprising providing an electromagnetic shield over the second integrated circuit package.

16. The method as claimed in claim 11 further comprising:

providing a through conductor in the first substrate of the first integrated circuit package;

wherein mounting the metalized interposer substrate includes configuring the metalized interposer substrate to provide a redistribution layer; and

wherein integrating the stiffener includes forming the stiffener with dimensions within package extents based on the metalized interposer substrate.

17. The method as claimed in claim 11 wherein attaching the transition interconnect includes providing the transition interconnect as a solder ball.

18. The method as claimed in claim 13

wherein coupling the discrete component to the contact pad includes coupling a passive component as the discrete component.

19. The method as claimed in claim 14 wherein attaching the second integrated circuit package includes attaching a land grid array package as the second integrated circuit package.

20. The method as claimed in claim 15 wherein providing the electromagnetic shield includes mounting the electromagnetic shield on the metalized interposer substrate.

Assignments (3)
CORRECTIVE ASSIGNMENT TO CORRECT THE CORRECT THE SPELLING OF ASSIGNEE'S NAME FROM "STATS CHIPPAC PTE. LTE." TO "STATS CHIPPAC PTE. LTD." PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0227. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 1, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064803/0368 →
RELEASE OF SECURITY INTEREST Recorded Jun 4, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052844/0491 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →