IP Library Granted Patent US 8,581,249
Granted Patent B2
US 8,581,249 · App. 12/461,794 · Granted Nov 12, 2013

Film thickness monitoring structure for semiconductor substrate

Inventors: Tetsuo Yaegashi (Kawasaki, JP); Kouichi Nagai (Kawasaki, JP)
Assignee: Fujitsu Semiconductor Limited
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,581,249
App. No.
12/461,794
Granted
Nov 12, 2013
Kind
B2
Abstract

A semiconductor substrate includes a wafer, a first stepped structure formed of plural stepped parts formed on a surface of the wafer with a first area occupation ratio, a second stepped structure formed of plural stepped parts formed on the surface of the wafer with a second, different area occupation ratio, and an interlayer insulation film formed on the surface so as to cover the first and second stepped structures, the interlayer insulation film having a planarized top surface, wherein there are provided at least first and second film-thickness monitoring patterns for monitoring film thickness on the surface in a manner covered by the interlayer insulation film, a first pattern group is formed on the surface such that the first pattern group comprises plural patterns disposed so as to surround the first film-thickness monitoring pattern, a second pattern group is formed on the surface such that the second pattern group comprises plural patterns disposed so as to surround the second film-thickness monitoring pattern, the first film-thickness monitoring pattern and the first pattern group having a third area occupation ratio on the surface, while the second film-thickness monitoring pattern and the second pattern group having a fourth area occupation ratio on the surface, wherein the third area occupation ratio is different from the fourth area occupation ratio.

Claims (11)

1. A semiconductor substrate, comprising:

a wafer;

a plurality of stepped structures formed on a surface of said wafer with various area occupation ratios;

an interlayer insulation film formed on said surface of said wafer so as to cover said stepped structures, said interlayer insulation film having a planarized top surface,

said substrate carrying, on said surface, at least one film-thickness monitoring pattern for monitoring a film thickness of said interlayer insulation film in a state covered by said interlayer insulation film; and

a pattern group, formed on said wafer, formed of a plurality of patterns surrounding said film-thickness monitoring pattern,

wherein

each of said plurality of patterns has a square shape,

said plurality of patterns being formed with an area occupation ratio, including said film-thickness monitoring pattern, equal to said area occupation ratio of said stepped structures where said stepped structures are formed either most densely or most sparsely,

said wafer car in said film-thickness monitoring pattern and said plurality of patterns on a scribe line on said wafer.

2. The semiconductor substrate as claimed in claim 1 , wherein each of said film-thickness monitoring patterns has a square outer periphery, and each of said plurality of patterns has a square shape smaller than said film-thickness monitoring patterns.

Assignments (2)
CHANGE OF ADDRESS Recorded Dec 23, 2016
From: FUJITSU SEMICONDUCTOR LIMITED
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 041188/0401 →
CHANGE OF NAME Recorded May 11, 2010
From: FUJITSU MICROELECTRONICS LIMITED
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 024365/0966 →
Continuity (3)
Division 11518891 · Sep 12, 2006
Continuation PCTJP2004005794 · Apr 22, 2004
Related Publication 20090315028A1 · Dec 24, 2009