IP Library Granted Patent US 10,032,930
Granted Patent B2
US 10,032,930 · App. 12/504,116 · Granted Jul 24, 2018

Amorphous oxide and thin film transistor

Inventors: Hideo Hosono (Kanagawa, JP); Masahiro Hirano (Tokyo, JP); Hiromichi Ota (Aichi, JP); Toshio Kamiya (Kanagawa, JP); Kenji Nomura (Tokyo, JP)
Assignees: JAPAN SCIENCE AND TECHNOLOGY AGENCY; CANON KABUSHIKI KAISHA; TOKYO INSTITUTE OF TECHNOLOGY
H01L29/78696C23C14/0021C23C14/086C23C14/28C23C14/3414H01L21/02554H01L21/02565H01L21/02631H01L27/1225H01L29/7869H01L29/78693
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,032,930
App. No.
12/504,116
Granted
Jul 24, 2018
Kind
B2
Abstract

The present invention relates to an amorphous oxide and a thin film transistor using the amorphous oxide. In particular, the present invention provides an amorphous oxide having an electron carrier concentration less than 10 18 /cm 3 , and a thin film transistor using such an amorphous oxide. In a thin film transistor having a source electrode 6 , a drain electrode 5 , a gate electrode 4 , a gate insulating film 3 , and a channel layer 2 , an amorphous oxide having an electron carrier concentration less than 10 18 /cm 3 is used in the channel layer 2.

Claims (10)

1. A thin film transistor device having a top-gate structure or a bottom-gate structure, comprising:

a drain electrode;

a source electrode;

a channel layer contacting the drain electrode and the source electrode;

a gate electrode; and

a gate insulating film positioned between the gate electrode and the channel layer,

wherein the channel layer comprises indium-gallium-zinc oxide having a transparent, amorphous state of a composition equivalent to InGaO 3 (ZnO) m (wherein m is a natural number less than 6) in a crystallized state, and

the channel layer is prepared by a sputtering method or a pulsed laser deposition method in an atmosphere containing oxygen gas, and has a semi-insulating property represented by an electron mobility of more than 1 cm 2 /(V·sec) and an electron carrier concentration of less than 10 16 /cm 3 as deposited state and as measured by Hall effect measurement at room temperature.

2. The thin film transistor device according to claim 1 , wherein the gate insulating film contains one or more selected from Al 2 O 3 , Y 2 O 3 , or HfO 2 .

3. The thin film transistor device according to claim 1 , wherein the substrate is one of a glass plate, a plastic plate or a plastic film.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 2, 2013
From: JAPAN SCIENCE AND TECHNOLOGY AGENCY
To: JAPAN SCIENCE AND TECHNOLOGY AGENCY; CANON KABUSHIKI KAISHA; TOKYO INSTITUTE OF TECHNOLOGY
Reel/Frame 030728/0079 →
Priority Claims (2)
JP 2004-071477 · Mar 12, 2004 · national
JP 2004-325938 · Nov 10, 2004 · national
Continuity (2)
Division 10592431
Related Publication 20090278122A1 · Nov 12, 2009
Cited By (1)
US 12,300,702