IP Library Granted Patent US 7,977,985
Granted Patent B2
US 7,977,985 · App. 12/621,983 · Granted Jul 12, 2011

Bias generator providing for low power, self-biased delay element and delay line

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,977,985
App. No.
12/621,983
Granted
Jul 12, 2011
Kind
B2
Abstract

An improved bias generator incorporates a reference voltage and/or a reference current into the generation of bias voltages. In some cases, the output of a biased delay element has a constant voltage swing. A delay line of such constant output voltage swing delay elements may be shown to provide reduced power consumption compared to some known self-biased delay lines. Furthermore, in other cases, providing the reference current to a novel bias generator allows a delay line of delay elements biased by such a novel bias generator to show reduced sensitivity to operating conditions, reduced sensitivity to variation in process parameters and improved signal quality, thereby providing more robust operation.

Claims (22)

1. A bias generator for biasing delay elements in a delay line employing one or more delay elements, said bias generator comprising:

a bias generator variable resistance load element, said bias generator variable resistance load element connected between a power supply voltage and a given node;

a voltage-controlled current source for generating a reference current, said voltage-controlled current source formed of a reference current generator supplying said reference current to a differential pair of field effect transistors (FETs), where division of said reference current between said pair of FETs is based on a reference voltage on a first branch and a control voltage on a second branch; and

a first current mirror formed of a first side and a second side, said first side connected to said voltage-controlled current source so that current in said first side and current in said second side are established based on said division of said reference current.

2. The bias generator of claim 1 further comprising an intermediate FET, having a drain connected to said given node and a gate connected to said power supply voltage, configured so that a current through intermediate FET includes said current in said second side of said current mirror.

3. The bias generator of claim 1 wherein said bias generator variable resistance load element is formed as a current mirror.

4. The bias generator of claim 1 wherein said reference current generator is configured to generate said reference current such that said reference current is invariant in response to variations in operating conditions and variations in process parameters.

5. The bias generator of claim 1 wherein said reference current generator is configured to generate said reference current such that said reference current has a predetermined dependence on operating conditions.

6. The bias generator of claim 5 wherein said operating conditions include an ambient temperature.

7. The bias generator of claim 5 wherein said operating conditions include a level of said power supply voltage.

8. The bias generator of claim 1 wherein said reference current generator is configured to generate said reference current such that said reference current has a predetermined dependence on process parameters.

9. At a bias generator, a method of controlling delay in delay elements in a delay line employing one or more delay elements, said method comprising:

generating a reference current;

supplying said reference current to a differential pair of field effect transistors (FETs), said pair of FETs including a first FET and a second FET, such that a first portion of said reference current flows through said first FET and a second portion of said reference current flows through said second FET;

applying a reference voltage to a gate of said first FET;

applying a control voltage to a gate of said second FET; and

receiving, at a first side of a first current mirror formed of said first side and a second side, said second portion of said reference current.

10. The method of claim 9 wherein said generating said reference current is invariant in response to variations in operating conditions and variations in process parameters.

11. The method of claim 9 wherein said generating said reference current comprises basing said generating on a predetermined dependence on operating conditions.

12. The method of claim 11 wherein said operating conditions include an ambient temperature.

13. The method of claim 11 wherein said operating conditions include a level of said power supply voltage.

14. The method of claim 9 wherein said generating said reference current comprises basing said generating on a predetermined dependence on process parameters.

Assignments (9)
RELEASE OF SECURITY INTEREST Recorded Nov 3, 2020
From: CPPIB CREDIT INVESTMENTS INC.
To: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.
Reel/Frame 054295/0624 →
RELEASE OF U.S. PATENT AGREEMENT (FOR NON-U.S. GRANTORS) Recorded Oct 12, 2018
From: ROYAL BANK OF CANADA, AS LENDER
To: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.
Reel/Frame 047645/0424 →
AMENDED AND RESTATED U.S. PATENT SECURITY AGREEMENT (FOR NON-U.S. GRANTORS) Recorded Aug 22, 2018
From: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.
To: CPPIB CREDIT INVESTMENTS, INC.
Reel/Frame 046900/0136 →
U.S. PATENT SECURITY AGREEMENT (FOR NON-U.S. GRANTORS) Recorded Sep 9, 2014
From: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.
To: CPPIB CREDIT INVESTMENTS INC., AS LENDER; ROYAL BANK OF CANADA, AS LENDER
Reel/Frame 033706/0367 →
CHANGE OF ADDRESS Recorded Sep 3, 2014
From: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.
To: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.
Reel/Frame 033678/0096 →
RELEASE OF SECURITY INTEREST Recorded Aug 7, 2014
From: ROYAL BANK OF CANADA
To: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.; CONVERSANT IP N.B. 868 INC.; CONVERSANT IP N.B. 276 INC.
Reel/Frame 033484/0344 →
CHANGE OF NAME Recorded Mar 13, 2014
From: MOSAID TECHNOLOGIES INCORPORATED
To: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.
Reel/Frame 032439/0638 →
U.S. INTELLECTUAL PROPERTY SECURITY AGREEMENT (FOR NON-U.S. GRANTORS) - SHORT FORM Recorded Jan 10, 2012
From: 658276 N.B. LTD.; 658868 N.B. INC.; MOSAID TECHNOLOGIES INCORPORATED
To: ROYAL BANK OF CANADA
Reel/Frame 027512/0196 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 19, 2009
From: VLASENKO, PETER A.
To: MOSAID TECHNOLOGIES INCORPORATED
Reel/Frame 023544/0503 →