IP Library Granted Patent US 9,887,014
Granted Patent B2
US 9,887,014 · App. 12/642,177 · Granted Feb 6, 2018

Radiation tolerant circuit for minimizing the dependence of a precision voltage reference from ground bounce and signal glitch

Inventors: Alfio Zanchi (Colorado Springs, CO); Shinichi Hisano (Colorado Springs, CO)
Assignee: Aeroflex Colorado Springs Inc.
G11C27/024G11C27/026H02M3/158
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,887,014
App. No.
12/642,177
Granted
Feb 6, 2018
Kind
B2
Abstract

A radiation-hardened reference circuit includes a precision voltage reference circuit for generating a current-controlling voltage at first and second terminals, a driver circuit for receiving the current-controlling voltage at first and second terminals and for generating an output reference voltage, and a differential sampling circuit having first and second input terminals coupled to the first and second terminals of the voltage reference circuit, and first and second output terminals coupled to the first and second terminals of the driver circuit.

Claims (47)

1. A reference circuit comprising:

a voltage reference circuit for generating a current-controlling voltage at first and second terminals, wherein the current-controlling voltage comprises a gate-to-source voltage of a transistor in the voltage reference circuit;

a driver circuit for receiving the current-controlling voltage at first and second terminals and for generating a single-ended reference voltage, wherein the driver circuit comprises a transistor that receives the current-controlling voltage across a gate and a source of said transistor; and

a differential voltage sampling circuit having first and second input terminals coupled to the first and second terminals of the voltage reference circuit, and first and second output terminals coupled to the first and second terminals of the driver circuit, wherein the first and second input terminals are selectively completely isolated from the voltage reference circuit by an open circuit, and wherein the first and second output terminals are selectively completely isolated from the driver circuit by an open circuit, such that the voltage reference circuit and the driver circuit are continuously isolated from each other by an open circuit,

wherein the first and second terminals of the voltage reference circuit are distinct from a first ground node associated with the voltage reference circuit, and wherein the first and second terminals of the driver circuit are distinct from a second ground node associated with the driver circuit.

2. The reference circuit of claim 1 wherein the voltage reference circuit comprises:

an amplifier having a first input for receiving an input voltage, a second input, and an output;

the transistor whose gate-to-source voltage supplies the current-controlling voltage, wherein the transistor has a control electrode coupled to the output of the amplifier, and a current path; and

a resistive element coupled to the current path of the transistor and to the second input of the amplifier.

3. The reference circuit of claim 1 wherein the voltage reference circuit further comprises a compensation capacitor.

4. The reference circuit of claim 1 wherein the differential voltage sampling circuit comprises:

a first pair of switches coupled to the first and second input terminals;

a second pair of switches coupled to the first and second output terminals; and

an energy storage element coupled between the first and second pair of switches.

5. The reference circuit of claim 4 wherein the energy storage element comprises a capacitor.

6. The reference circuit of claim 4 wherein the first pair of switches is controlled by a first clock signal, and the second pair of switches is controlled by a second clock signal.

7. The reference circuit of claim 6 wherein the first clock signal and the second clock signal are generated from a common clock signal.

8. The reference circuit of claim 6 wherein the first and second clock signals are non-overlapping.

9. The reference circuit of claim 1 wherein the driver circuit comprises the transistor that receives the current-controlling voltage across its gate and source, wherein the transistor has a control electrode coupled to the first output terminal of the differential voltage sampling circuit, and a resistive element coupled to a current path of the transistor and to the second output terminal of the differential voltage sampling circuit.

10. The reference circuit of claim 1 wherein the driver circuit further comprises an isolation capacitor.

11. The reference circuit of claim 1 wherein the voltage reference circuit is referenced to a first ground potential and the driver circuit is referenced to a second ground potential.

12. The reference circuit of claim 1 wherein the voltage reference circuit comprises a substantially radiation-tolerant reference circuit.

13. A reference circuit comprising:

a voltage reference circuit referenced to a first ground potential for generating a differential control voltage between nodes distinct from the first ground potential, wherein the nodes comprise a gate and a source of a transistor in the voltage reference circuit;

an output circuit referenced to a second ground potential for receiving the differential control voltage between nodes distinct from the second ground potential and for generating a single-ended reference voltage coupled to a load, wherein the nodes of the output circuit comprise a gate and a source of a transistor in the output circuit; and

a differential sampling circuit for transferring the differential control voltage from the voltage reference circuit to the output circuit such that the voltage reference circuit is substantially isolated from any AC perturbation or DC drift associated with the load, wherein the differential sampling circuit continuously completely isolates the voltage reference circuit from the driver circuit by open circuits.

14. The reference circuit of claim 13 wherein the voltage reference circuit comprises:

an amplifier having a first input for receiving an input voltage, a second input, and an output;

the transistor whose gate and source supply the differential control voltage, wherein the gate of the transistor is coupled to the output of the amplifier, a drain of the transistor receives a supply voltage, and the source is coupled to the second input of the amplifier; and

a resistive element coupled between the source of the transistor and the first ground potential.

15. The reference circuit of claim 13 wherein the differential sampling circuit comprises:

a pair of input switches;

a pair of output switches; and

an energy storage element coupled between the two pairs of switches.

16. The reference circuit of claim 15 wherein the energy storage element comprises a capacitor.

17. The reference circuit of claim 13 wherein the output circuit comprises:

the transistor whose gate and source receive the differential control voltage supplied by the voltage reference circuit, wherein the transistor has a drain for receiving a supply voltage; and

a resistive element coupled between the source of the transistor and the second ground potential.

18. The reference circuit of claim 13 wherein the differential sampling circuit is controlled by first and second clock signals.

19. The reference circuit of claim 18 wherein the first and second clock signals are non-overlapping.

20. The reference circuit of claim 13 wherein the load comprises an analog-to-digital converter and a common clock signal is operatively coupled to the differential voltage sampling circuit and the load.

21. A reference circuit comprising:

an input circuit for providing a differential control signal responsive to an input signal between nodes distinct from a first ground node of the input circuit, wherein the nodes comprise a gate and a source of a transistor in the input circuit;

an output circuit for receiving the differential control signal between nodes distinct from a second ground node of the output circuit and providing a single-ended reference voltage in response thereto, wherein the nodes of the output circuit comprise a gate and a source of a transistor in the output circuit; and

a differential coupling circuit for transferring the differential control signal from the input circuit to the output circuit such that the input circuit is always isolated from the output circuit, wherein the differential coupling circuit continuously completely isolates the input circuit from the output circuit by open circuits.

22. The reference circuit of claim 21 wherein the differential coupling circuit comprises a flying capacitor circuit.

23. The reference circuit of claim 21 wherein the reference circuit comprises a substantially radiation-tolerant reference circuit.

Assignments (8)
CHANGE OF NAME Recorded Aug 5, 2024
From: CAES COLORADO SPRINGS LLC
To: FRONTGRADE COLORADO SPRINGS LLC
Reel/Frame 068326/0038 →
SECURITY INTEREST Recorded Jan 9, 2023
From: CAES COLORADO SPRINGS LLC; COBHAM ADVANCED ELECTRONIC SOLUTIONS INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 062337/0939 →
ENTITY CONVERSION Recorded Aug 22, 2022
From: COBHAM COLORADO SPRINGS INC.
To: CAES COLORADO SPRINGS LLC
Reel/Frame 061299/0532 →
ENTITY CONVERSION Recorded Aug 22, 2022
From: COBHAM COLORADO SPRINGS INC.
To: CAES COLORADO SPRINGS LLC
Reel/Frame 061299/0490 →
CHANGE OF NAME Recorded Apr 7, 2021
From: AEROFLEX COLORADO SPRINGS, INC.
To: COBHAM COLORADO SPRINGS INC.
Reel/Frame 055847/0958 →
RELEASE OF PATENT SECURITY INTEREST Recorded Sep 12, 2014
From: JPMRGAN CHASE BANK, N.A.
To: AEROFLEX INCORPORATED; AEROFLEX/WEINSCHEL, INC.; AEROFLEX COLORADO SPRINGS, INC.; AEROFLEX MICROELECTRONIC SOLUTIONS, INC.; AEROFLEX PLAINVIEW, INC.; AEROFLEX SYSTEMS GROUP, INC.; AEROFLEX WICHITA, INC.
Reel/Frame 033728/0942 →
SECURITY AGREEMENT Recorded Jun 10, 2011
From: AEROFLEX INCORPORATED; AEROFLEX/WEINSCHEL, INC.; AEROFLEX COLORADO SPRINGS, INC.; AEROFLEX MICROELECTRONIC SOLUTIONS, INC.; AEROFLEX PLAINVIEW, INC.; AEROFLEX SYSTEMS GROUP, INC.; AEROFLEX WICHITA, INC.
To: JPMORGAN CHASE BANK, NA, AS COLLATERAL AGENT
Reel/Frame 026422/0719 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 18, 2009
From: ZANCHI, ALFIO; HISANO, SHINICHI
To: AEROFLEX COLORADO SPRINGS INC.
Reel/Frame 023677/0664 →
Continuity (1)
Related Publication 20110148388A1 · Jun 23, 2011