IP Library Granted Patent US 8,664,774
Granted Patent B1
US 8,664,774 · App. 12/757,087 · Granted Mar 4, 2014

Bondwire configuration for reduced crosstalk

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,664,774
App. No.
12/757,087
Granted
Mar 4, 2014
Kind
B1
Abstract

To protect victim bondwires in a packaged electronic component from crosstalk induced by noisy aggressor bondwires, shielding bondwires are configured between the victim bondwires and the aggressor bondwires. The shielding bondwires, on either side of the victim bondwires, are connected to the same reference voltage on the package side of the component and to each other on the die side of the component, e.g., via a metal connection mounted on the die. As configured in one embodiment, the shielding bondwires and metal connection form a two-dimensional Faraday cage that shields the victim bondwires from crosstalk induced by the aggressor bondwires.

Claims (30)

1. A packaged electronic component comprising:

a die defining a die side of the component;

a package defining a package side of the component; and

a plurality of bondwires interconnecting the die and the package, wherein the plurality of bondwires comprises:

a first set of one or more victim bondwires;

one or more aggressor bondwires on one or both sides of the first set of one or more victim bondwires; and

first and second shielding bondwires between the one or more aggressor bondwires and the first set of one or more victim bondwires, wherein the first and second shielding bondwires are electrically connected (i) to a first reference voltage on the package side of the component and (ii) to each other on the die side of the component, and not otherwise electrically connected on the die side.

2. The invention of claim 1 , wherein the first reference voltage is ground.

3. The invention of claim 1 , wherein the first reference voltage is not ground.

4. The invention of claim 1 , wherein the first and second shielding bondwires are electrically connected to each other on the die side of the component by an electrically conductive connection on the die.

5. The invention of claim 1 , wherein the plurality of bondwires further comprises:

a second set of one or more victim bondwires;

one or more aggressor bondwires on one or both sides of the second set of one or more victim bondwires;

third and fourth shielding bondwires between the one or more aggressor bondwires and the second set of one or more victim bondwires, wherein the third and fourth shielding bondwires are electrically connected (i) to a second reference voltage on the package side of the component and (ii) to each other on the die side of the component.

6. The invention of claim 5 , wherein the first and second shielding bondwires are not electrically connected to the third and fourth shielding bondwires on the die side of the component.

7. The invention of claim 6 , wherein the first reference voltage is different from the second reference voltage.

8. The invention of claim 5 , wherein the first reference voltage is equal to the second reference voltage.

9. A packaged electronic component comprising:

a die defining a die side of the component;

a package defining a package side of the component; and

a plurality of bondwires interconnecting the die and the package, wherein the plurality of bondwires comprises:

a first set of one or more victim bondwires;

one or more aggressor bondwires on one or both sides of the first set of one or more victim bondwires;

first and second shielding bondwires between the one or more aggressor bondwires and the first set of one or more victim bondwires, wherein the first and second shielding bondwires are electrically connected (i) to a first reference voltage on the package side of the component and (ii) to each other on the die side of the component, and not otherwise electrically connected on the die side; and

third and fourth shielding bondwires between the one or more aggressor bondwires and the first set of one or more victim bondwires, wherein the third and fourth shielding bondwires are electrically connected (i) to a second reference voltage on the package side of the component and (ii) to each other on the die side of the component,

wherein the first and second shielding bondwires are not electrically connected to the third and fourth shielding bondwires on the die side of the component.

10. The invention of claim 9 , wherein:

the first and second shielding bondwires are electrically connected to each other on the die side of the component by a first electrically conductive connection on the die; and

the third and fourth shielding bondwires are electrically connected to each other on the die side of the component by a second electrically conductive connection on the die.

11. The invention of claim 9 , wherein the first reference voltage is different from the second reference voltage.

Assignments (4)
SECURITY INTEREST Recorded May 21, 2019
From: LATTICE SEMICONDUCTOR CORPORATION
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS ADMINISTRATIVE AGENT
Reel/Frame 049980/0786 →
RELEASE OF SECURITY INTEREST Recorded May 21, 2019
From: JEFFERIES FINANCE LLC
To: LATTICE SEMICONDUCTOR CORPORATION; SILICON IMAGE, INC.; SIBEAM, INC.; DVDO, INC.
Reel/Frame 049827/0326 →
SECURITY INTEREST Recorded Mar 24, 2015
From: LATTICE SEMICONDUCTOR CORPORATION; SIBEAM, INC; SILICON IMAGE, INC.; DVDO, INC.
To: JEFFERIES FINANCE LLC
Reel/Frame 035308/0345 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 9, 2010
From: MOSINSKIS, PAULIUS
To: LATTICE SEMICONDUCTOR CORPORATION
Reel/Frame 024209/0078 →