IP Library Granted Patent US 8,488,287
Granted Patent B2
US 8,488,287 · App. 12/791,402 · Granted Jul 16, 2013

Overcurrent protection circuit and method of protecting power supply circuit

Inventor: Yasuyuki Ueda (Isesaki, JP)
Assignees: Semiconductor Components Industries, LLC.; SANYO Semiconductor Co., Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,488,287
App. No.
12/791,402
Granted
Jul 16, 2013
Kind
B2
Abstract

In some embodiments, an overcurrent protection circuit is configured to operate in accordance with operation modes including a first operation mode in which when the power supply circuit is activated, the capacitor is charged until the terminal voltage reaches a first voltage, a second operation mode in which depending on a time period in which a current flowing through an output transistor of the power supply circuit exceeds a predetermined value, the capacitor is charged so that the terminal voltage increases from the first voltage toward a second voltage, and the power supply circuit is shut down when the terminal voltage reaches the second voltage, and a third operation mode in which when the power supply circuit is shut down, the capacitor is discharged until the terminal voltage reaches a third voltage, and the shutdown of the power supply circuit is released when the terminal voltage reaches the third voltage.

Claims (14)

1. An overcurrent protection circuit applied to a power supply circuit which performs soft-start at the time of activation depending on a terminal voltage of a terminal to which a capacitor is connected, the overcurrent protection circuit is configured to operate in accordance with operation modes comprising:

a first operation mode in which when the power supply circuit is activated, the capacitor is charged until the terminal voltage reaches a first voltage;

a second operation mode in which depending on a time period in which a current flowing through an output transistor of the power supply circuit exceeds a predetermined value, the capacitor is charged so that the terminal voltage increases from the first voltage toward a second voltage, and the power supply circuit is shut down when the terminal voltage reaches the second voltage; and

a third operation mode in which when the power supply circuit is shut down, the capacitor is discharged until the terminal voltage reaches a third voltage, and the shutdown of the power supply circuit is released when the terminal voltage reaches the third voltage.

2. The overcurrent protection circuit as recited in claim 1 , wherein in the second operation mode, it is detected whether a current flowing through the output transistor exceeds the predetermined value in accordance with a period of a PWM signal to be inputted to a control terminal of the output transistor.

3. The overcurrent protection circuit as recited in claim 1 , wherein when the power supply circuit is shut down, the output transistor stops the switching-control.

4. The overcurrent protection circuit as recited in claim 2 , wherein when the power supply circuit is shut down, the output transistor stops the switching-control.

5. A method of protecting a power supply circuit from an overcurrent flowing through an output transistor of the power supply circuit, wherein the power supply circuit performs soft-start at the time of activation depending on a terminal voltage of a terminal to which a capacitor is connected, the method comprising:

charging the capacitor until the terminal voltage reaches a first voltage when the power supply circuit is activated, which is defined as a first operation mode;

depending on a time period in which a current flowing through an output transistor of the power supply circuit exceeds a predetermined value, charging the capacitor so that the terminal voltage increases from the first voltage toward a second voltage, and shutting down the power supply circuit when the terminal voltage reaches the second voltage, which is defined as a second operation mode; and

discharging the capacitor until the terminal voltage reaches a third voltage when the power supply circuit is shut down, and releasing the shutdown of the power supply circuit when the terminal voltage reaches the third voltage, which is defined as a third operation mode.

6. The method of protecting a power supply circuit as recited in claim 5 , wherein in the second operation mode, it is detected whether a current flowing through the output transistor exceeds the predetermined value in accordance with a period of a PWM signal to be inputted to a control terminal of the output transistor.

7. The method of protecting a power supply circuit as recited in claim 5 , wherein when the power supply circuit is shut down, the output transistor stops the switching-control.

8. The method of protecting a power supply circuit as recited in claim 6 , wherein when the power supply circuit is shut down, the output transistor stops the switching-control.

Assignments (7)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Aug 25, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 039853/0001 →
SECURITY INTEREST Recorded Apr 15, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 038620/0087 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT #12/577882 PREVIOUSLY RECORDED ON REEL 026594 FRAME 0385. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded May 6, 2014
From: SANYO ELECTRIC CO., LTD
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 032836/0342 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 6, 2013
From: SANYO SEMICONDUCTOR CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 031729/0866 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2011
From: SANYO ELECTRIC CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 026594/0385 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 3, 2010
From: UEDA, YASUYUKI
To: SANYO ELECTRIC CO., LTD.; SANYO SEMICONDUCTOR CO., LTD.
Reel/Frame 024477/0797 →
Priority Claims (1)
JP 2009-129974 · May 29, 2009 · national
Continuity (1)
Related Publication 20100302698A1 · Dec 2, 2010