IP Library Granted Patent US 8,384,062
Granted Patent B2
US 8,384,062 · App. 12/853,791 · Granted Feb 26, 2013

Memory including vertical bipolar select device and resistive memory element

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,384,062
App. No.
12/853,791
Granted
Feb 26, 2013
Kind
B2
Abstract

A memory includes a first vertical bipolar select device including a first base and a first emitter, a first phase change element coupled to the first emitter, a second vertical bipolar select device including a second base and a second emitter, a second phase change element coupled to the second emitter, and a buried word line contacting the first base and the second base.

Claims (14)

1. A memory comprising:

a first vertical bipolar select device including a first base and a first emitter;

a first phase change element coupled to the first emitter;

a second vertical bipolar select device including a second base and a second emitter;

a second phase change element coupled to the second emitter; and

a buried word line contacting the first base and the second base.

2. The memory of claim 1 , wherein the first vertical bipolar select device comprises a first diode, and wherein the second vertical bipolar select device comprises a second diode.

3. The memory of claim 1 , wherein the first vertical bipolar select device comprises a first transistor including a first collector, and wherein the second vertical bipolar select device comprises a second transistor including a second collector.

4. The memory of claim 3 , further comprising a substrate contacting the first collector and the second collector.

5. The memory of claim 1 , further comprising a bit line coupled to the first phase change element and the second phase change element.

6. The memory of claim 1 , further comprising:

a first bit line coupled to the first phase change element; and

a second bit line coupled to the second phase change element.

7. The memory of claim 1 , further comprising shallow trench isolation between the first bipolar select device and the second bipolar select device.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 9, 2015
From: INFINEON TECHNOLOGIES AG
To: POLARIS INNOVATIONS LIMITED
Reel/Frame 037254/0782 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 8, 2015
From: QIMONDA AG
To: INFINEON TECHNOLOGIES AG
Reel/Frame 035623/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 15, 2011
From: QIMONDA NORTH AMERICA CORP
To: QIMONDA AG
Reel/Frame 026138/0613 →