IP Library Granted Patent US 8,542,524
Granted Patent B2
US 8,542,524 · App. 12/975,304 · Granted Sep 24, 2013

Magnetic random access memory (MRAM) manufacturing process for a small magnetic tunnel junction (MTJ) design with a low programming current requirement

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,542,524
App. No.
12/975,304
Granted
Sep 24, 2013
Kind
B2
Abstract

A method of making a magnetic random access memory cell includes forming a magnetic tunnel junction (MTJ) on top of a wafer, depositing oxide on top of the MTJ, depositing a photo-resist layer on top of the oxide layer, forming a trench in the photo-resist layer and oxide layer where the trench has a width that is substantially the same as that of the MTJ. Then, the photo-resist layer is removed and a hard mask layer is deposited on top of the oxide layer in the trench and the wafer is planarized to remove the portion of the hard mask layer that is not in the trench to substantially level the top of oxide layer and the hard layer on the wafer. The remaining oxide layer is etched and the MTJ is etched to remove the portion of the MTJ which is not covered by the hard mask layer.

Claims (14)

1. A magnetic random access memory cell, comprising:

a complimentary metal-oxide-semiconductor (CMOS) wafer;

a conductive layer formed on top of the CMOS wafer;

a magnetic tunnel junction (MTJ) centered on top of the conductive layer;

a hard mask layer, formed on top of the MTJ; and

a shielding layer, wherein the shielding layer covers the hard mask layer, the sides of the MTJ, and the exposed portion of the conductive layer.

2. A magnetic random access memory cell, as recited in claim 1 , further comprising:

a oxide layer, formed on top of the shielding layer;

a second shielding layer, formed on top of the oxide layer;

a second oxide layer, formed on top of the second shielding layer;

a second conductive layer; and

a MTJ trench, wherein the trench is filled with the second conductive layer, and the trench spans from the top of the second oxide layer down through the second oxide layer, second shielding layer, oxide layer, and first shielding layer such that the top of the hard mask layer forms the bottom of MTJ trench.

3. A magnetic random access memory cell, as recited in claim 1 , further comprising:

a via trench, wherein the trench is filled with the second conductive layer, and the trench spans from the top of the second oxide layer down through the second oxide layer, second shielding layer, oxide layer, and first shielding layer such that the conductive layer forms the bottom of the via trench.

Assignments (6)
SECURITY INTEREST Recorded Mar 18, 2022
From: AVALANCHE TECHNOLOGY, INC.
To: STRUCTURED ALPHA LP
Reel/Frame 059436/0203 →
SECURITY INTEREST Recorded Apr 19, 2021
From: AVALANCHE TECHNOLOGY, INC.
To: STRUCTURED ALPHA LP
Reel/Frame 057213/0050 →
SECURITY INTEREST Recorded Apr 19, 2021
From: AVALANCHE TECHNOLOGY, INC.
To: STRUCTURED ALPHA LP
Reel/Frame 057217/0674 →
SECURITY INTEREST Recorded Jul 8, 2020
From: AVALANCHE TECHNOLOGY, INC.
To: SILICON VALLEY BANK
Reel/Frame 053156/0223 →
SECURITY INTEREST Recorded Feb 13, 2020
From: AVALANCHE TECHNOLOGY, INC.
To: STRUCTURED ALPHA LP
Reel/Frame 051930/0396 →
SECURITY INTEREST Recorded Apr 18, 2017
From: AVALANCHE TECHNOLOGY, INC.
To: STRUCTURED ALPHA LP
Reel/Frame 042273/0813 →