IP Library Granted Patent US 8,772,817
Granted Patent B2
US 8,772,817 · App. 12/976,664 · Granted Jul 8, 2014

Electronic device submounts including substrates with thermally conductive vias

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,772,817
App. No.
12/976,664
Granted
Jul 8, 2014
Kind
B2
Abstract

A submount for an electronic device includes a substrate formed of a bulk material including first and second major surfaces on opposite sides of the substrate, a surface insulating layer on the first major surface of the substrate, and a die attach pad on the surface insulating layer. The die attach pad may be electrically insulated from the substrate by the surface insulating layer. The submount further includes a heatsink contact pad on the second major surface of the substrate, and a thermal conduction member extending from the second major surface of the conductive semiconductor substrate through the substrate toward the first major surface of the substrate. The thermal conduction member has a higher thermal conductivity than a thermal conductivity of the bulk material of the substrate.

Claims (42)

1. A submount for an electronic device, the submount comprising:

a substrate including first and second major surfaces on opposite sides of the substrate;

a surface insulating layer on the first major surface of the semiconductor substrate;

an electrically conductive die attach pad on the surface insulating layer, wherein the electrically conductive die attach pad is electrically insulated from the substrate by the surface insulating layer;

a heatsink contact pad on the second major surface of the substrate; and

a thermal conduction member extending from the second major surface of the substrate through the substrate toward the first major surface of the substrate, wherein the thermal conduction member is between the electrically conductive die attach pad and the heatsink contact pad and is electrically insulated from the electrically conductive die attach pad, and wherein the thermal conduction member has a higher thermal conductivity than a thermal conductivity of the substrate.

2. The submount of claim 1 , wherein the substrate is electrically conductive, the submount further comprising an electrically insulating sidewall spacer between the thermal conduction member and the substrate, wherein the thermal conduction member is insulated from the substrate by the electrically insulating sidewall spacer.

3. The submount of claim 1 , wherein the thermal conduction member is in direct contact with the surface insulating layer and is insulated from the electrically conductive die attach pad by the surface insulating layer.

4. The submount of claim 1 , wherein the thermal conduction member is in direct contact with the heatsink contact pad.

5. The submount of claim 1 , wherein the thermal conduction member extends at least halfway through the substrate toward the first major surface of the substrate.

6. The submount of claim 1 , wherein the surface insulating layer comprises a first surface insulating layer, the submount further comprising:

a second surface insulating layer on the second major surface of the substrate;

wherein the second surface insulating layer is between the heatsink contact pad and the substrate.

7. The submount of claim 6 , wherein the thermal conduction member extends through the second surface insulating layer to contact the heatsink contact pad.

8. The submount of claim 6 , wherein the thermal conduction member is electrically isolated from the heatsink contact pad by the second surface insulating layer.

9. The submount of claim 1 , further comprising a plurality of thermal conduction members extending from the second major surface of the substrate toward the first major surface of the substrate.

10. The submount of claim 9 , wherein the surface insulating layer comprises a first surface insulating layer, the submount further comprising:

a second surface insulating layer on the second major surface of the substrate;

wherein the second surface insulating layer is between the heatsink contact pad and the substrate.

11. The submount of claim 10 , wherein the plurality of thermal conduction members extend through the second surface insulating layer to contact the heatsink contact pad.

12. The submount of claim 10 , wherein the plurality of thermal conduction members are electrically isolated from the heatsink contact pad by the second surface insulating layer.

13. The submount of claim 1 , wherein the substrate has a smoothness of about 10 nm or less.

14. The submount of claim 1 , wherein the substrate has a smoothness of about 2 nm or less.

15. The submount of claim 1 , wherein the heatsink contact pad and/or the electrically conductive die attach pad has a smoothness of about 50 nm or less.

16. The submount of claim 1 , wherein the heatsink contact pad and/or the electrically conductive die attach pad has a smoothness of about 30 nm or less.

17. The submount of claim 1 , wherein the heatsink contact pad and/or the electrically conductive die attach pad has a thickness of about 10 micrometers or less.

18. The submount of claim 1 , wherein the heatsink contact pad and/or the electrically conductive die attach pad has a thickness of about 2 micrometers or less.

19. The submount of claim 1 , wherein the heatsink contact pad and/or the electrically conductive die attach pad has a thickness of about 1 micrometer.

20. The submount of claim 1 , wherein the surface insulating layer comprises a first surface insulating layer, the submount further comprising:

a second surface insulating layer on the second major surface of the substrate;

a contact pad on the second major surface of the substrate, wherein the contact pad is electrically isolated from the substrate by the second surface insulating layer; and

an electrically conductive thermal conduction member extending through the substrate, the first surface insulating layer and the second surface insulating layer, wherein the electrically conductive thermal conduction member electrically connects the electrically conductive die attach pad and the contact pad.

21. The submount of claim 20 , wherein the electrically conductive thermal conduction member is insulated from the substrate by an electrically insulating sidewall spacer.

22. The submount of claim 20 , wherein the electrically conductive thermal conduction member comprises a first electrically conductive thermal conduction member and the contact pad comprises a first contact pad, the submount further comprising:

a bonding pad on the first major surface of the substrate, wherein the bonding pad is electrically insulated from the substrate by the first surface insulating layer;

a second contact pad on the second major surface of the substrate, wherein the second contact pad is electrically isolated from the substrate by the second surface insulating layer; and

a second electrically conductive thermal conduction member extending through the substrate, the first surface insulating layer and the second surface insulating layer, wherein the second electrically conductive thermal conduction member electrically connects the bonding pad and the second contact pad.

23. The submount of claim 22 , wherein the first electrically conductive thermal conduction member is insulated from the substrate by a first electrically insulating sidewall spacer and the second electrically conductive thermal conduction member is insulated from the substrate by a second electrically insulating sidewall spacer.

24. A light emitting device, comprising:

a submount as recited in claim 1 ; and

a solid state light emitting device on the submount;

wherein the solid state light emitting device is on the electrically conductive die attach pad.

Assignments (6)
CORRECTIVE ASSIGNMENT TO CORRECT THE NAME OF THE ASSIGNEE PREVIOUSLY RECORDED ON REEL 56012 FRAME 200. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Jul 9, 2025
From: CREE, INC.
To: CREELED, INC.
Reel/Frame 071874/0001 →
PATENT SECURITY AGREEMENT Recorded Jun 30, 2025
From: CREELED, INC.; PENGUIN SOLUTIONS CORPORATION (DE); SMART EMBEDDED COMPUTING, INC.; SMART HIGH RELIABILITY SOLUTIONS LLC; SMART MODULAR TECHNOLOGIES, INC.; PENGUIN COMPUTING, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 071755/0001 →
RELEASE OF PATENT SECURITY INTEREST RECORDED AT R/F 058983/0001 Recorded Jun 25, 2025
From: CITIZENS BANK, N.A.
To: SMART MODULAR TECHNOLOGIES, INC.; SMART EMBEDDED COMPUTING, INC.; SMART HIGH RELIABILITY SOLUTIONS LLC; CREELED, INC.
Reel/Frame 071725/0207 →
SECURITY INTEREST Recorded Feb 7, 2022
From: SMART MODULAR TECHNOLOGIES, INC.; SMART HIGH RELIABILITY SOLUTIONS, LLC; SMART EMBEDDED COMPUTING, INC.; CREELED, INC.
To: CITIZENS BANK, N.A.
Reel/Frame 058983/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 1, 2021
From: CREE, INC.
To: CREE LED, INC.
Reel/Frame 056012/0200 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 22, 2010
From: YAO, ZHIMIN JAMIE
To: CREE, INC.
Reel/Frame 025536/0353 →