IP Library Granted Patent US 8,294,266
Granted Patent B2
US 8,294,266 · App. 13/027,076 · Granted Oct 23, 2012

Conductor bump method and apparatus

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,294,266
App. No.
13/027,076
Granted
Oct 23, 2012
Kind
B2
Abstract

Various semiconductor die conductor structures and methods of fabricating the same are provided. In one aspect, a method of manufacturing is provided that includes forming a conductor structure on a conductor pad of a semiconductor die. The conductor layer has a surface. A polymeric layer is formed on the surface of the conductor layer while a portion of the surface is left exposed. A solder structure is formed on the exposed portion of the surface and a portion of the polymeric layer.

Claims (29)

1. An apparatus, comprising:

a semiconductor die including a conductor pad;

a conductor structure electrically coupled to the conductor pad and having a surface;

a polymeric layer positioned on the surface of the conductor structure and having plural openings to plural portions of the surface of the conductor structure; and

a solder structure coupled to each of the plural portions of the surface of the conductor structure, a portion of each of the solder structures being position on the polymeric layer, at least one of the plural openings being positioned over the conductor pad.

2. The apparatus of claim 1 , wherein the polymeric layer comprises a polyimide layer.

3. The apparatus of claim 1 , wherein the solder structures comprises a lead-free solder.

4. The apparatus of claim 1 , wherein the conductor structure comprises a laminate of plural metal layers.

5. The apparatus of claim 1 , wherein the polymeric layer includes another opening to another portion of the surface of the conductor structure and another solder structure is coupled to the another portion of the surface of the conductor structure.

6. An apparatus, comprising:

a semiconductor die coupled to a first substrate and including a conductor pad;

a conductor structure electrically coupled to the conductor pad and having a surface;

a polymeric layer positioned on the surface of the conductor structure and having plural openings to plural portions of the surface of the conductor structure; and

a solder structure coupled to each of the plural portions of the surface of the conductor structure, a portion of each of the solder structures being position on the polymeric layer, at least one of the plural openings being positioned over the conductor pad.

7. The apparatus of claim 6 , wherein the first substrate comprises a package substrate.

8. The apparatus of claim 6 , wherein the first substrate is coupled to second substrate.

9. The apparatus of claim 6 , wherein the polymeric layer comprises a polyimide layer.

10. The apparatus of claim 6 , wherein the solder structures comprise a lead-free solder.

11. The apparatus of claim 6 , wherein the conductor structure comprises a laminate of plural metal layers.

12. An apparatus, comprising:

a semiconductor die including a first conductor pad and a second conductor pad laterally separated from the first conductor pad;

a first conductor structure electrically coupled to the first conductor pad and having a first surface, and a second conductor structure electrically coupled to the second conductor pad and having a second surface;

a first polymeric layer positioned on the first surface of the first conductor structure and

having a first opening to the first surface and a second opening to the first surface of the first conductive structure

a second polymeric layer positioned on the second surface of the second conductor structure and having a third opening to the second surface of the second conductor structure; and

whereby the first and second polymeric layers are not contiguous.

13. The apparatus of claim 12 , comprising at least two solder structures coupled to the first surfaces of the first conductor structure and a solder structure coupled to the second surface of the second conductor structure, a portion of each of the at least two solder structures being positioned on the first polymeric layer and a portion of the solder structure coupled to the second surface of the second conductor structure being positioned on the second polymeric layer.

14. The apparatus of claim 12 , wherein the first and second polymeric layers comprise polyimide.

15. The apparatus of claim 12 , wherein the at least two solder structures and the solder structure coupled to the second surface of the second conductor structure comprise a lead-free solder.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 29, 2021
From: MOSAID TECHNOLOGIES INC.
To: ADVANCED MICRO DEVICES, INC.
Reel/Frame 057024/0919 →
RELEASE OF SECURITY INTEREST Recorded Nov 10, 2020
From: CPPIB CREDIT INVESTMENTS INC.
To: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.
Reel/Frame 054372/0194 →
AMENDED AND RESTATED U.S. PATENT SECURITY AGREEMENT (FOR NON-U.S. GRANTORS) Recorded Aug 22, 2018
From: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.
To: CPPIB CREDIT INVESTMENTS, INC.
Reel/Frame 046900/0136 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 25, 2016
From: ADVANCED MICRO DEVICES INC.
To: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.
Reel/Frame 037828/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 23, 2016
From: ATI TECHNOLOGIES ULC
To: ADVANCED MICRO DEVICES, INC.
Reel/Frame 037792/0969 →