IP Library Granted Patent US 9,029,205
Granted Patent B2
US 9,029,205 · App. 13/041,869 · Granted May 12, 2015

Integrated circuit packaging system having planar interconnect and method for manufacture thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,029,205
App. No.
13/041,869
Granted
May 12, 2015
Kind
B2
Abstract

A method for manufacture of an integrated circuit packaging system includes: mounting an integrated circuit, having a planar interconnect, over a carrier with the planar interconnect at a non-active side of the integrated circuit and an active side of the integrated circuit facing the carrier; connecting the integrated circuit and the carrier; connecting the planar interconnect and the carrier; and forming an encapsulation over the integrated circuit, the carrier, and the planar interconnect.

Claims (42)

1. A method for manufacture of an integrated circuit packaging system comprising:

mounting an integrated circuit, having a planar interconnect, over a carrier with the planar interconnect directly on a non-active side of the integrated circuit opposite an active side of the integrated circuit facing the carrier;

connecting the integrated circuit and the carrier;

connecting the planar interconnect and the carrier; and

forming an encapsulation over the integrated circuit, the carrier, and the planar interconnect, the encapsulation exposes a first end of the planar interconnect and covers a second end of the planar interconnect, the second end opposite to the first end.

2. The method as claimed in claim 1 wherein forming the encapsulation includes forming the encapsulation having a cavity with the planar interconnect exposed by the cavity.

3. The method as claimed in claim 1 wherein connecting the integrated circuit includes connecting the active side and the carrier through an opening of the carrier.

4. The method as claimed in claim 1 further comprising:

forming a mounting interconnect over the planar interconnect; and

exposing the mounting interconnect from the encapsulation.

5. The method as claimed in claim 1 further comprising:

forming a mounting interconnect over the planar interconnect; and

exposing the mounting interconnect with a cavity in the encapsulation.

6. A method for manufacture of an integrated circuit packaging system comprising:

mounting an integrated circuit, having a planar interconnect, over a carrier with an adhesive and with the planar interconnect directly on a non-active side of the integrated circuit opposite an active side of the integrated circuit facing the carrier;

connecting the active side and the carrier;

connecting the planar interconnect and the carrier;

forming an encapsulation over the integrated circuit, the carrier, and the planar interconnect, the encapsulation exposes a first end of the planar interconnect and covers a second end of the planar interconnect, the second end opposite to the first end; and

attaching a package interconnect below the carrier.

7. The method as claimed in claim 6 wherein:

connecting the active side includes connecting a first interconnect between the active side and the carrier through an opening of the carrier; and

forming the encapsulation includes forming the encapsulation through the opening for covering the first interconnect.

8. The method as claimed in claim 6 further comprising attaching a mounting device over the planar interconnect.

9. The method as claimed in claim 6 further comprising mounting a mounting interposer over the planar interconnect.

10. The method as claimed in claim 6 wherein connecting the active side and the carrier includes connecting a device interconnect over the carrier.

11. An integrated circuit packaging system comprising:

a carrier;

an integrated circuit, having a planar interconnect, over the carrier with the planar interconnect directly on a non-active side of the integrated circuit opposite an active side of the integrated circuit facing and connected to the carrier, the planar interconnect connected to the carrier; and

an encapsulation over the integrated circuit, the carrier, and the planar interconnect, the encapsulation exposes a first end of the planar interconnect and covers a second end of the planar interconnect, the second end opposite to the first end.

12. The system as claimed in claim 11 wherein the encapsulation includes a cavity with the planar interconnect exposed by the cavity.

13. The system as claimed in claim 11 wherein the carrier includes the carrier having an opening with the active side and the carrier connected through the opening.

14. The system as claimed in claim 11 further comprising a mounting interconnect over the planar interconnect and exposed from the encapsulation.

15. The system as claimed in claim 11 further comprising:

an adhesive between the integrated circuit and the carrier; and

a package interconnect below the carrier.

16. The system as claimed in claim 15 further comprising:

a first interconnect between the active side and the carrier through an opening of the carrier; and

wherein the encapsulation includes:

the encapsulation through the opening for covering the first interconnect.

17. The system as claimed in claim 15 further comprising a mounting device over the planar interconnect.

18. The system as claimed in claim 15 further comprising a mounting interposer over the planar interconnect.

19. The system as claimed in claim 15 further comprising a device interconnect between the active side and the carrier with the device interconnect over the carrier.

Assignments (4)
CORRECTIVE ASSIGNMENT TO CORRECT THE RECEIVING PARTY NAME ON THE COVER SHEET PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0145. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 5, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064806/0001 →
RELEASE OF SECURITY INTEREST Recorded Jun 4, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052844/0491 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0145 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →