IP Library Granted Patent US 8,127,048
Granted Patent B1
US 8,127,048 · App. 13/052,017 · Granted Feb 28, 2012

Systems and methods for segmenting and protecting a storage subsystem

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,127,048
App. No.
13/052,017
Granted
Feb 28, 2012
Kind
B1
Abstract

A storage subsystem comprises a set of zone definitions that uses physical block addresses to divide a memory array in the storage subsystem into zones or segments. A set of zone parameters defines user access modes and security levels for each of the segments. Defining zones for the memory array provide flexibility and increased protection for data stored in the memory array. For example, data of one zone can be quickly erased without affecting data stored in other zones and critical data can be stored in read-only zones to prevent inadvertent overwrite.

Claims (36)

1. A computer system comprising:

a memory storage device comprising:

a memory array configured to store user data;

a set of zone definitions configured to divide the memory array into multiple physical segments;

a set of zone parameters configured to define at least one of user access control and security control for each of the physical segments; and

a controller configured to access the memory array, the set of zone definitions and the set of zone parameters; and

a host system configured to access the memory array in accordance with the set of zone definitions and the set of zone parameters, wherein the set of zone definitions and the set of zone parameters are not affected by operating system commands or file commands used by the host system to access the memory array.

2. The computer system of claim 1 , wherein the memory storage device is detachable from the host system.

3. The computer system of claim 1 , wherein the set of zone parameters comprises a set of master zone parameters that override other zone parameters.

4. A storage device comprising:

a non-volatile memory array configured to store applications or data that are accessible by operating system commands or file commands;

a set of zone definitions comprising a plurality of addresses associated with the non-volatile memory array, wherein the set of zone definitions are changeable by vendor-specific commands and are configured to divide the non-volatile memory array into a plurality of segments;

a set of zone parameters configured to define a plurality of access levels, wherein each of the segments is associated with an access level; and

a controller configured to access the zone definitions and the zone parameters, wherein access by a host system to a particular location of the non-volatile memory array is permitted if the access is consistent with the set of zone definitions and the set of zone parameters.

5. The storage device of claim 4 , wherein the plurality of access levels include a read-only and a password-protected access level.

6. The storage device of claim 5 , wherein a password for the password-protected access level is common to two or more of the segments or specific to particular one of the segments.

7. The storage device of claim 4 , wherein the controller is further configured to communicate with the host system over an interface such that the set of zone definitions and the set of zone parameters are provided to the host system to determine whether access by the host system to the particular location of the non-volatile memory array is consistent with the set of zone definitions and the set of zone parameters.

8. The storage device of claim 4 , wherein the controller executes an algorithm to determine whether access by the host system to the particular location of the non-volatile memory array is consistent with the set of zone definitions and the set of zone parameters.

9. The storage device of claim 4 , wherein the controller comprises firmware that determines whether access by the host system to the particular location of the non-volatile memory array is consistent with the set of zone definitions and the set of zone parameters.

10. The storage device of claim 4 , wherein the number of segments is predefined by a manufacturer of the storage device and the set of zone definitions is changeable by a user to define sizes of the segments.

11. The storage device of claim 4 , wherein the set of zone parameters comprises a set of master zone parameters that override other zone parameters.

12. A method to segment a non-volatile memory array on a storage subsystem, the method comprising:

using a series of physical block addresses to define a plurality of physical segments in the non-volatile memory array, wherein the physical block addresses are not accessible by operating system commands or file commands of a host system;

defining segment parameters for each of the physical segments, wherein the segment parameters comprise user access level properties and security level properties; and

providing the series of physical block addresses and the segment parameters to a controller such that access to a particular location of the non-volatile memory array is permitted if the access is consistent with the segment parameters for that particular location.

13. The method of claim 12 , wherein the series of physical block addresses are stored in registers that are part of the controller.

14. The method of claim 12 , wherein the series of physical block addresses are stored on the storage subsystem in a separate location from the non-volatile memory array and the controller.

15. The method of claim 12 , wherein the segment parameters are stored in the non-volatile memory array outside of a user data space.

16. The method of claim 12 , wherein the segment parameters are stored on the storage subsystem in a separate location from the non-volatile memory array and the controller.

17. The method of claim 12 , wherein the controller allows unrestricted access to portions of the non-volatile memory array that do not belong to any of the physical segments.

18. A method to access a segmented non-volatile memory array on a storage subsystem, the method comprising:

retrieving a set of segment definitions stored in the storage subsystem outside the segmented non-volatile memory array, wherein the set of segment definitions defines a number of segments in the segmented non-volatile memory array and respective sizes of the segments;

retrieving a set of segment parameters stored in the storage subsystem outside the segmented non-volatile memory array, wherein the set of segment parameters defines a plurality of access levels; and

storing or retrieving data in the segmented non-volatile memory array in accordance with the set of segment definitions and the set of segment parameters.

19. The method of claim 18 , wherein the segments do not overlap each other and a combination of the segments does not exceed a storage capacity of the storage subsystem.

20. The method of claim 18 , wherein the set of segment definitions comprises a plurality of physical block addresses, and changing the plurality of physical block addresses changes the number of segments or the sizes of the segments without affecting information stored in the segmented non-volatile memory array.

Assignments (14)
SECURITY AGREEMENT (SUPPLEMENTAL) Recorded Nov 14, 2024
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 069411/0208 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 11, 2024
From: SANDISK TECHNOLOGIES, INC.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 069168/0273 →
PATENT COLLATERAL AGREEMENT Recorded Aug 23, 2024
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS THE AGENT
Reel/Frame 068762/0494 →
CHANGE OF NAME Recorded Jun 27, 2024
From: SANDISK TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067982/0032 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 29, 2024
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067567/0682 →
PATENT COLLATERAL AGREEMENT - DDTL LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 067045/0156 →
PATENT COLLATERAL AGREEMENT - A&R LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 064715/0001 →
RELEASE OF SECURITY INTEREST AT REEL 038744 FRAME 0481 Recorded Feb 8, 2022
From: JPMORGAN CHASE BANK, N.A.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 058982/0556 →
RELEASE OF SECURITY INTEREST Recorded Mar 5, 2018
From: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 045501/0714 →
SECURITY AGREEMENT Recorded May 17, 2016
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 038722/0229 →
SECURITY AGREEMENT Recorded May 17, 2016
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 038744/0281 →
SECURITY AGREEMENT Recorded May 17, 2016
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 038744/0481 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 9, 2016
From: SILICONSYSTEMS, INC.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 037936/0204 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 23, 2015
From: SILICONSYSTEMS, INC.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 036872/0017 →