IP Library Granted Patent US 8,969,136
Granted Patent B2
US 8,969,136 · App. 13/072,603 · Granted Mar 3, 2015

Integrated circuit packaging system for electromagnetic interference shielding and method of manufacture thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,969,136
App. No.
13/072,603
Granted
Mar 3, 2015
Kind
B2
Abstract

A method of manufacture of an integrated circuit packaging system includes: providing a lead frame having a die attach paddle pad and a peripheral lead pad with an inner lead pad between the die attach paddle pad and the peripheral lead pad; forming a component side of the lead frame for exposing an upper portion of a peripheral lead under the peripheral lead pad; forming an encapsulation on the lead frame and the upper portion of the peripheral lead; exposing the peripheral lead pad; depositing a conductive shielding layer on the encapsulation connected to the peripheral lead pad; and forming a mounting side of the lead frame for forming a lower portion of the peripheral lead over a peripheral lead contact pad.

Claims (40)

1. A method of manufacture of an integrated circuit packaging system comprising:

providing a lead frame having a die attach paddle pad and a peripheral lead pad with an inner lead pad between the die attach paddle pad and the peripheral lead pad;

forming a component side of the lead frame for exposing an upper portion of a peripheral lead under the peripheral lead pad;

forming an encapsulation on the lead frame and the upper portion of the peripheral lead, the encapsulation completely covering a top surface of the peripheral lead pad;

exposing the top surface of the peripheral lead pad from the encapsulation;

depositing a conductive shielding layer over the top surface of the peripheral lead pad and on the encapsulation connected to the peripheral lead pad;

forming a mounting side of the lead frame for forming a lower portion of the peripheral lead over a peripheral lead contact pad; and

singulating the peripheral lead and the peripheral lead pad for forming an exposed lateral pad surface, a portion of the peripheral lead pad exposed from the conductive shielding layer and coplanar to a lateral surface of the conductive shielding layer.

2. The method as claimed in claim 1 wherein exposing the top surface of the peripheral lead pad includes:

forming a peripheral trench in the encapsulation over the peripheral lead pad; and

wherein:

depositing the conductive shielding layer within the peripheral trench to the peripheral lead pad.

3. The method as claimed in claim 1 further comprising:

forming a conductive paste plug in direct contact with the top surface of the peripheral lead pad; and

wherein:

depositing the conductive shielding layer includes depositing the conductive shielding layer on the conductive paste plug.

4. The method as claimed in claim 1 further comprising:

forming a peripheral interconnect on the peripheral lead pad;

providing a continuous peripheral lead, on the lead frame around the die attach paddle pad and the inner lead pad, for connecting to the peripheral lead pad; and

wherein:

forming the encapsulation over the lead frame leaving the peripheral interconnect exposed; and

forming the conductive shielding layer includes forming the conductive shielding layer on the encapsulation and the peripheral interconnect.

5. The method as claimed in claim 1 further comprising singulating the integrated circuit package over the peripheral lead pad with a saw blade thinner than the thickness of a peripheral trench.

6. A method of manufacture of an integrated circuit packaging system comprising:

providing a lead frame having a die attach paddle pad and a peripheral lead pad with an inner lead pad between the die attach paddle pad and the peripheral lead pad;

forming a component side of the lead frame for exposing an upper portion of a peripheral lead under the peripheral lead pad;

forming an encapsulation on the lead frame, the inner lead and the upper portion of the peripheral lead, the encapsulation completely covering a top surface of the peripheral lead pad;

exposing the top surface of the peripheral lead pad from the encapsulation;

attaching a peripheral interconnect on the peripheral lead pad;

depositing a conductive shielding layer over the peripheral lead pad and on the encapsulation for forming an electrical connection to the peripheral lead pad, a portion of the peripheral lead pad exposed from the conductive shielding layer and coplanar with a lateral side of the conductive shielding layer pad;

forming a mounting side of the lead frame for forming a lower portion of the peripheral lead over a peripheral lead contact pad; and

singulating the peripheral lead and the peripheral lead pad for forming an exposed lateral pad surface, the exposed lateral pad surface exposed from the encapsulation.

7. The method as claimed in claim 6 further comprising:

forming a peripheral interconnect on the peripheral lead pad; and

wherein:

forming the encapsulation over the lead frame leaving the peripheral interconnect exposed; and

forming the conductive shielding layer includes forming the conductive shielding layer on the encapsulation and the peripheral interconnect.

8. The system as claimed in claim 6 wherein depositing the conductive shielding layer includes depositing the conductive shielding layer on the peripheral interconnect for forming an electrical connection to the peripheral lead pad.

9. The method as claimed in claim 6 further comprising singulating the integrated circuit package around the die attach paddle pad and through the center of a peripheral interconnect.

10. The method as claimed in claim 6 further comprising singulating the integrated circuit package with a saw blade thinner than the thickness of the peripheral interconnect.

Assignments (5)
CORRECTIVE ASSIGNMENT TO CORRECT THE RECEIVING PARTY NAME ON THE COVER SHEET PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0145. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 5, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064806/0001 →
RELEASE OF SECURITY INTEREST Recorded Jun 4, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052844/0491 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0145 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 1, 2011
From: PAGAILA, REZA ARGENTY
To: STATS CHIPPAC LTD.
Reel/Frame 026064/0058 →