IP Library Granted Patent US 8,661,266
Granted Patent B2
US 8,661,266 · App. 13/090,882 · Granted Feb 25, 2014

System and method for secure device key storage

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,661,266
App. No.
13/090,882
Granted
Feb 25, 2014
Kind
B2
Abstract

Disclosed are systems and methods for protecting secret device keys, such as High-bandwidth Digital Content Protection (HDCP) device keys. Instead of storing secret device keys in the plain, a security algorithm and one or more protection keys are stored on the device. The security algorithm is applied to the secret device keys and the one or more protection keys to produce encrypted secret device keys. The encrypted secret device keys are then stored either on chip or off-chip.

Claims (8)

1. A hardware component, comprising:

an encrypted secret device key stored in an encrypted device key register, wherein the encrypted secret device key is derived from a security algorithm executed by the hardware component to process a device specific key, a first protection key, a second protection key and a secret device key, wherein at least two keys are installed in the hardware component by different entities, such that the security algorithm is operative on at least two keys installed by different entities.

2. The hardware component of claim 1 wherein the first protection key is a chip maker protection key installed by a chip maker.

3. The hardware component of claim 1 wherein the second protection key is a system manufacturer security key installed by a system manufacturer.

4. The hardware component of claim 1 wherein the security algorithm is implemented with logic gates on the hardware component.

5. The hardware component of claim 1 wherein the security algorithm is implemented as a programmable module executed by a processor on the hardware component.

6. The hardware component of claim 1 wherein the security algorithm utilizes RSA encryption.

7. The hardware component of claim 1 wherein the security algorithm utilizes AES encryption.

Assignments (7)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 15, 2020
From: CAVIUM INTERNATIONAL
To: MARVELL ASIA PTE, LTD.
Reel/Frame 053179/0320 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 17, 2020
From: CAVIUM, LLC
To: CAVIUM INTERNATIONAL
Reel/Frame 051948/0807 →
CHANGE OF NAME Recorded Jan 11, 2019
From: CAVIUM, INC.
To: CAVIUM, LLC
Reel/Frame 049367/0717 →
RELEASE OF SECURITY INTEREST Recorded Jul 6, 2018
From: JP MORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: CAVIUM, INC; CAVIUM NETWORKS LLC; QLOGIC CORPORATION
Reel/Frame 046496/0001 →
SECURITY AGREEMENT Recorded Aug 17, 2016
From: CAVIUM, INC.; CAVIUM NETWORKS LLC
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 039715/0449 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 25, 2014
From: HAKKARAINEN, HARRI; HAIDER, AMER; HUSSAIN, MUHAMMAD; PARKER, TRENT
To: CAVIUM, INC.
Reel/Frame 032290/0070 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 7, 2011
From: HAKKARAINEN, HARRI; HAIDER, AMER; HUSSAIN, MUHAMMAD; PARKER, TRENT
To: CAVIUM NETWORKS
Reel/Frame 026864/0569 →