IP Library › Granted Patent US 8,301,944
Granted Patent B2
US 8,301,944 · App. 13/098,787 · Granted Oct 30, 2012

State machine select inputs coupled to TDI, TCK, and TMS

Assignee: Texas Instruments Incorporated
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,301,944
App. No.
13/098,787
Granted
Oct 30, 2012
Kind
B2
Abstract

A TAP linking module ( 21, 51 ) permits plural TAPs (TAPs 1 - 4 ) to be controlled and accessed from a test bus ( 13 ) via a single TAP interface ( 20 ).

Claims (8)

1. An integrated circuit comprising:

A. a test data in lead, a test clock lead, a test mode select lead, and a test data out lead;

B. a state machine having an input connected to the test clock lead, an input connected to the test mode select lead, and a select input coupled to select input leads, the state machine having control outputs;

C. a register having an input connected to the test data in lead and an output coupled to the test data out lead, the register having control inputs connected to the state machine control outputs, and having enable outputs; and

D. test circuitry, separate from the state machine and register, coupled to the test data in lead, the test clock lead, the test mode select lead, and the test data out lead and having select outputs connected to the select input leads.

2. The integrated circuit of claim 1 including gating coupling the select inputs to the state machine select input.

3. The integrated circuit of claim 1 in which the register includes a shift register connected to the test data in lead, an update register connected to the enable outputs, and decode logic connected between the shift register and update register.

4. The integrated circuit of claim 1 in which the circuitry includes a first test access port coupled to the test data in lead, the test clock lead, the test mode select lead, and the test data out lead, and having a first select output connected to one of the select input leads, and includes a second test access port coupled to the test data in lead, the test clock lead, the test mode select lead, and the test data out lead and having a second select output connected to another one of the select input leads.

Continuity (10)
Division 12849194 · Aug 3, 2010
Division 12817353 · Jun 17, 2010
Division 12560717 · Sep 16, 2009
Division 11936884 · Nov 8, 2007
Division 10962921 · Oct 12, 2004
Division 09938254 · Aug 22, 2001
Division 09458313 · Dec 10, 1999
Division 08918872 · Aug 26, 1997
Provisional Application 60024884 · Aug 30, 1996
Related Publication 20110209022A1 · Aug 25, 2011