IP Library Granted Patent US 8,507,376
Granted Patent B2
US 8,507,376 · App. 13/121,471 · Granted Aug 13, 2013

Method to form solder deposits on substrates

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,507,376
App. No.
13/121,471
Granted
Aug 13, 2013
Kind
B2
Abstract

Described is a method of forming a solder deposit on a substrate comprising the following steps i) provide a substrate including a surface bearing electrical circuitry that includes at least one contact area, ii) form a solder mask layer that is placed on the substrate surface and patterned to expose the at least one contact area, iii) contact the entire substrate area including the solder mask layer and the at least one contact area with a solution suitable to provide a conductive layer on the substrate surface, iv) electroplate a solder deposit layer containing a tin or tin alloy onto the conductive layer and v) etch away an amount of the solder deposit layer containing tin or tin alloy sufficient to remove the solder deposit layer from the solder mask layer area leaving a solder material layer on the at least one contact area.

Claims (32)

1. A method of forming a solder deposit on a substrate comprising the following steps:

i) provide a substrate including a surface bearing electrical circuitry that includes at least one contact area,

ii) form a solder mask layer that is placed on the substrate surface and patterned to expose the at least one contact area,

ii a) form an additional resist layer on the solder mask layer,

iii) contact the entire substrate area including the resist and solder mask layer and the at least one contact area with a solution suitable to provide a conductive layer on the substrate surface,

iv) electroplate a solder deposit layer containing a tin or tin alloy onto the conductive layer,

v) etch away an amount of the solder deposit layer containing tin or tin alloy and the conductive layer sufficient to remove both the solder deposit layer and the conductive layer from the resist layer area leaving a solder material layer on the at least one contact area,

vi) remove the resist layer.

2. The method according to claim 1 comprising the following steps between step i) and step ii):

a) form a photo resist layer that is placed on the at least one copper surface of the substrate and structure said photo resist layer to a negative image of a circuitry,

b) etch away the portions of the at least one copper surface which are exposed through the patterned photo resist,

c) remove the photo resist.

3. The method according to claim 1 wherein at least one opening to expose at least one inner layer pad is formed.

4. The method according to claim 3 wherein the at least one opening is formed after step ii).

5. The method according to claim 3 wherein the at least one opening is formed before step ii).

6. The method according to claim 1 wherein the tin or tin alloy is deposited from a composition comprising

at least one source of tin ions

at least one acid

at least one leveling agent which is selected form the group consisting of aromatic aldehydes, aromatic ketones and α-/β-unsaturated carboxylic acids and

at least one anti-oxidant.

7. The method according to claim 6 wherein the at least one aromatic aldehyde or ketone is selected from the group consisting of benzylidene acetone, benzaldehyde, 3-chlorobenzaldehyde, 4-chlorobenzaldehyde, 2,4-dichlorobenzaldehyde, 2,6-dichlorobenzaldehyde, 2,4,6-trichlorobenzaldehyde, 1-naphthaldehyde, 2-naphthaldehyde, 2-hydroxybenzaldehyde, 3-hydroxybenzaldehyde, 4-hydroxybenzaldehyde, 2-methylbenzaldehyde, 3-methylbenzaldehyde, 4-methylbenzaldehyde, m-anisaldehyde, o-anisaldehyde, p-anisaldehyde, 2-chloroacetophenone, 3-chloroacetophenone, 4-chloroacetophenone, 2,4-dichloroacetophenone, 2,4,6-trichloroacetophenone.

8. The method according to claim 6 wherein the at least one α-/β-unsaturated carboxylic acid is selected from the group consisting of acrylic acid, methacrylic acid, crotonic acid, 3-chloroacrylic acid, 3,3-dimethylacrylic acid, 2,3-dimethylacrylic acid, methyl acrylate, ethyl acrylate, n-butyl acrylate, i-butyl acrylate, 2-ethylhexyl acrylate, ethyl methacrylate, n-butyl methacrylate, i-butyl methacrylate, 2-hydroxyethyl methacrylate, 2-hydroxypropyl methacrylate, 2-dimethylaminoethyl methacrylate, methacrylic anhydride and methyl methacrylic acid.

9. The method according to claim 6 wherein a mixture of at least one aromatic aldehyde or aromatic ketone and at least one α-/β-unsaturated carboxylic acid is used as leveling agents.

10. The method according to claim 1 wherein a barrier layer is plated on the at least one contact area.

11. The method according to claim 10 wherein the barrier layer consists of a metal selected from the group consisting of copper, tin, nickel, chromium, titanium, gold, copper-chromium alloy, tin-lead alloy and any alloy thereof.

12. The method according to claim 1 wherein an additional layer of metal is deposited onto the solder deposit layer.

13. The method according to claim 12 wherein the additional layer of metal is selected from the group consisting of lead, silver, copper, bismuth, antimony, zinc, nickel, aluminum, magnesium, indium, tellurium, gold and gallium.

14. The method according to claim 1 wherein the contact area comprises a via or trench.

15. The method according to claim 1 , wherein the substrate is subjected to a reflow process to reflow the solder deposit layer containing a tin or tin alloy.

16. The method according to claim 1 wherein the conductive seed layer is formed by electroless deposition of copper.

17. The method according to claim 1 wherein the solder deposit layer is a tin alloy made by the mixture of tin and the elements selected from the group consisting of lead, silver, copper, bismuth, antimony, zinc, nickel, aluminum, magnesium, indium, tellurium, nickel and gallium.

18. The method according to claim 1 wherein the substrate is a printed circuit board, an IC substrate or an interposer.

Assignments (5)
RELEASE OF SECURITY INTEREST Recorded Aug 18, 2022
From: GOLDMAN SACHS BANK USA, AS COLLATERAL AGENT
To: ATOTECH DEUTSCHLAND GMBH & CO. KG (F/K/A ATOTECH DEUTSCHLAND GMBH); ATOTECH USA, LLC
Reel/Frame 061521/0103 →
SECURITY INTEREST Recorded Mar 18, 2021
From: ATOTECH DEUTSCHLAND GMBH; ATOTECH USA, LLC
To: GOLDMAN SACHS BANK USA, AS COLLATERAL AGENT
Reel/Frame 055650/0093 →
RELEASE OF SECURITY INTEREST Recorded Mar 18, 2021
From: BARCLAYS BANK PLC, AS COLLATERAL AGENT
To: ATOTECH DEUTSCHLAND GMBH; ATOTECH USA, LLC
Reel/Frame 055653/0714 →
SECURITY INTEREST Recorded Feb 1, 2017
From: ATOTECH DEUTSCHLAND GMBH; ATOTECH USA INC
To: BARCLAYS BANK PLC, AS COLLATERAL AGENT
Reel/Frame 041590/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 30, 2011
From: EWERT, INGO; LAMPRECHT, SVEN; MATEJAT, KAI-JENS; PLIET, THOMAS
To: ATOTECH DEUTSCHLAND GMBH
Reel/Frame 026046/0254 →