IP Library Granted Patent US 8,791,491
Granted Patent B2
US 8,791,491 · App. 13/164,185 · Granted Jul 29, 2014

Semiconductor light emitting device packages and methods

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,791,491
App. No.
13/164,185
Granted
Jul 29, 2014
Kind
B2
Abstract

A submount for a light emitting device package includes a substrate. A first bond pad and a second bond pad are on a first surface of the substrate. The first bond pad includes a die attach region offset toward a first end of the substrate and configured to receive a light emitting diode thereon. The second bond pad includes a bonding region between the first bond pad and the second end of the substrate and a second bond pad extension that extends from the bonding region along a side of the substrate toward a corner of the substrate at the first end of the substrate. First and second solder pads are a the second surface of the substrate. The first solder pad is adjacent the first end of the substrate and contacts the second bond pad. The second solder pad is adjacent the second end of the substrate and contacts the first bond pad. Related LED packages and methods of forming LED packages are disclosed.

Claims (23)

1. A light emitting device package, comprising:

a substrate having a first surface and a second surface opposite the first surface, a first end and a second end opposite the first end;

a first bond pad on the first surface of the substrate, wherein the first bond pad includes a die attach region offset from a center of the first surface toward the first end of the substrate and configured to receive a light emitting diode thereon;

a second bond pad on the first surface of the substrate, wherein the second bond pad includes a bonding region that is between the first bond pad and the second end of the substrate and a second bond pad extension that continuously extends from the bonding region of the second bond pad along a side of the first surface of the substrate toward a corner of the substrate at the first end of the substrate; and

first and second solder pads on the second surface of the substrate, wherein the first solder pad is adjacent the first end of the substrate and the second solder pad is adjacent the second end of the substrate, and wherein the second bond pad is in electrical contact with the first solder pad and the first bond pad is in electrical contact with the second solder pad.

2. The package of claim 1 , wherein the encapsulant comprises an integrated lens arranged over the light emitting device, wherein the integrated lens has an optical axis that is aligned over a center of the light emitting device, so that the integrated lens is offset from a center of the substrate toward the first end of the substrate.

3. The package of claim 1 , further comprising an ESD protection chip including an electrical contact, the ESD protection chip mounted on the first bond pad, and a second bond wire electrically connecting the electrical contact of the ESD protection chip and the second bond pad.

4. The package of claim 1 , wherein the substrate includes a castellation at the corner of the substrate and an electrical trace on the castellation that extends from the second bond pad on the first surface of the substrate to the first solder pad on the second surface of the substrate.

5. The package of claim 1 , wherein the first bond pad further comprises a first bond pad extension that extends from the die attach region along a second side of the substrate towards a second corner of the substrate at the second end of the substrate.

6. The package of claim 5 , wherein the substrate includes a castellation at the second corner of the substrate, and a second electrical trace on the second castellation that extends from the first surface of the substrate to the second surface of the substrate and that electrically connects the first bond pad and the second solder pad.

7. The package of claim 6 , wherein the corner and the second corner are diagonally opposed to one another across the substrate.

8. The package of claim 1 , further comprising a neutral pad on the second surface of the substrate between the first solder pad and the second solder pad, wherein the neutral pad is electrically isolated from the first solder pad and the second solder pad.

9. The package of claim 1 , wherein the substrate comprises an electrically insulating material.

10. The package of claim 9 , wherein the substrate comprises aluminum nitride and/or alumina.

11. The package of claim 1 , further comprising at least one via hole through the substrate extending from the first surface of the substrate to the second surface of the substrate, and a conductive material in the at least one via hole and electrically connecting the first bond pad and the second solder pad.

12. The package of claim 1 , wherein the encapsulant comprises a wavelength conversion material and/or a disperser.

13. The package of claim 1 , further comprising a wavelength conversion material between the light emitting device and the encapsulant.

14. The package of claim 1 , further comprising a secondary optical element on the encapsulant.

15. The package of claim 1 , further comprising a light emitting device having an electrical contact and mounted on the first bond pad.

16. The package of claim 15 , further comprising a bond wire bonded to the electrical contact of the light emitting device and to the second bond pad.

17. The package of claim 1 , further comprising an encapsulant on the first surface of the substrate.

18. The package of claim 1 , wherein the first bond pad is in electrical contact with the second solder pad at the second end.

19. The package of claim 1 , wherein the second solder pad is positioned closer to the second end than the first end.

Assignments (5)
PATENT SECURITY AGREEMENT Recorded Jun 30, 2025
From: CREELED, INC.; PENGUIN SOLUTIONS CORPORATION (DE); SMART EMBEDDED COMPUTING, INC.; SMART HIGH RELIABILITY SOLUTIONS LLC; SMART MODULAR TECHNOLOGIES, INC.; PENGUIN COMPUTING, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 071755/0001 →
RELEASE OF PATENT SECURITY INTEREST RECORDED AT R/F 058983/0001 Recorded Jun 25, 2025
From: CITIZENS BANK, N.A.
To: SMART MODULAR TECHNOLOGIES, INC.; SMART EMBEDDED COMPUTING, INC.; SMART HIGH RELIABILITY SOLUTIONS LLC; CREELED, INC.
Reel/Frame 071725/0207 →
SECURITY INTEREST Recorded Feb 7, 2022
From: SMART MODULAR TECHNOLOGIES, INC.; SMART HIGH RELIABILITY SOLUTIONS, LLC; SMART EMBEDDED COMPUTING, INC.; CREELED, INC.
To: CITIZENS BANK, N.A.
Reel/Frame 058983/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 7, 2021
From: CREE, INC.
To: CREELED, INC.
Reel/Frame 055911/0577 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 22, 2017
From: LOH, BAN P.; CANNON, NATHANIEL O.; HILLER, NORBERT; EDMOND, JOHN; JACKSON, MITCH; MEDENDORP, NICHOLAS W., JR.
To: CREE, INC.
Reel/Frame 041335/0898 →