Granted Patent B2

US 8,213,240 · App. 13/169,231 · Granted Jul 3, 2012

Abstract

Claims (40)

1. A method for performing a page erase operation in a nonvolatile memory array having

plural strings of memory cells on a substrate, and

plural wordlines across the strings to pages of memory cells; and

associated with plural pass transistors, each of which is configured to apply a voltage to a respective one of the wordlines,

the memory array being divided into plural blocks, the method comprising:

selecting at least one of the blocks;

selecting any one or ones of the wordlines of the selected block;

enabling each of the pass transistors associated with the selected block;

applying a select voltage to the selected one or ones of the wordlines of the selected block;

applying an unselect voltage to unselected one or ones of the wordlines that are other than the selected one or ones of the wordlines of the selected block; and

applying a substrate voltage to the substrate of the selected block,

the voltage difference between the substrate voltage and the select voltage causing the page or pages of memory cells coupled to the selected one or ones of the wordlines to be erased, and

the voltage difference between the substrate voltage and the unselect voltage not causing the page or pages of memory cells coupled to the unselected one or ones of the wordlines of the selected block to be erased.

2. The method of claim 1 wherein:

the applying a select voltage comprises applying the select voltage to one or ones of the pass transistors coupled to the selected one or ones of the wordlines of the selected block; and

the applying an unselect voltage comprises applying the unselect voltage to one or ones of the pass transistors coupled to the unselected one or ones of the wordlines of the selected block.

3. The method of claim 1 wherein the selected wordlines are separated by at least one of the unselected wordlines.

4. The method of claim 1 wherein the unselected wordlines are separated by at least one of the selected wordlines.

5. The method of claim 1 wherein a resulting voltage of the selected wordlines is substantially the same as the select voltage and a resulting voltage of the unselected wordlines is substantially the same as the unselect voltage.

6. The method of claim 1 wherein the select voltage is about zero volts and the unselect voltage is about equal to the applied substrate voltage.

7. The method of claim 1 wherein a resulting voltage of the selected wordlines is substantially the same as the select voltage and a resulting voltage of the unselected wordlines is a floating voltage coupled from the unselect voltage toward the substrate voltage.

8. The method of claim 1 wherein the applying an unselect voltage comprises applying a boosted voltage.

9. A nonvolatile memory comprising:

a memory array comprising plural strings of memory cells on a substrate and plural wordlines across the strings to pages of memory cells, the memory array being divided into plural blocks;

plural pass transistors, each of which is configured to apply a voltage to a respective one of the wordlines;

a block selector for selecting at least one of the blocks to enable each of the pass transistors in the selected block during an erase operation;

a substrate voltage source for applying a substrate voltage to the substrate during the erase operation; and

a wordline decoder for selecting any one or ones of the wordlines of the selected block to apply

a select voltage to the selected one or ones of the wordlines to erase one or ones of the pages of memory cells coupled to the selected one or ones of the wordlines of the selected block and

an unselect voltage to unselected one or ones of the wordlines that are other than the selected one or ones of the wordlines of the selected block,

the wordline decoder being configured to respond to address instructions to apply the select voltage to the selected one or ones of the wordlines of the selected block and to apply the unselect voltage to the unselected one or ones of the wordlines of the selected block.

10. The memory of claim 9 wherein the wordline decoder is adapted to apply the select voltage to any of the wordlines and the unselect voltage to any of the wordlines.

11. The memory of claim 9 wherein a resulting voltage of the selected wordlines is substantially the same as the select voltage and a resulting voltage of the unselected wordlines is substantially the same as the unselect voltage.

12. The memory of claim 9 wherein the select voltage is about zero volts and the unselect voltage is about equal to the applied substrate voltage.

13. The memory of claim 9 wherein a resulting voltage of the selected wordlines is substantially the same as the select voltage and a resulting voltage of the unselected wordlines is a floating voltage coupled from the unselect voltage toward the erase voltage.

14. The memory of claim 9 wherein a gate signal to each of the pass transistors has a value V 2 , the unselect voltage is greater than V 2 and the unselected one or ones of the wordlines precharge to V 2 −V tn , and wherein V 2 is substantially less than the applied substrate voltage.

15. The memory of claim 14 wherein V 2 is at least 50% of the erase voltage.

16. The memory of claim 9 wherein the pass transistors coupled to the wordlines of unselected one or ones of the blocks that are other than the selected at least one of the blocks are gated off after a voltage less than the unselect voltage is applied to each of the pass transistors and the wordlines float to prevent erasure.

17. The memory of claim 9 wherein the unselect voltage is closer to the erase voltage applied to the substrate than to the select voltage.

18. The memory of claim 9 wherein the wordline decoder is configured to apply a boosted voltage as the unselect voltage.

Assignments (10)