IP Library Granted Patent US 8,304,287
Granted Patent B2
US 8,304,287 · App. 13/170,589 · Granted Nov 6, 2012

Substrate structure with die embedded inside and dual build-up layers over both side surfaces and method of the same

Assignee: King Dragon International Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,304,287
App. No.
13/170,589
Granted
Nov 6, 2012
Kind
B2
Abstract

The present invention comprises a first substrate with a die formed on a die metal pad, a first and a second wiring circuits formed on the surfaces of the first substrate. A second substrate has a die opening window for receiving the die, a third wiring circuit is formed on top surface of the second substrate and a fourth wiring circuit on bottom surface of the second substrate. An adhesive material is filled into the gap between back side of the die and top surface of the first substrate and between the side wall of the die and the side wall of the die receiving through hole and the bottom side of the second substrate. During the formation, laser is introduced to cut the backside of the first substrate and an opening hole is formed in the first substrate to expose a part of the backside of the Au or Au/Ag metal layer of chip/die.

Claims (10)

1. A method for forming a semiconductor device package comprising:

preparing a second substrate with embedded dice inside and an Au or Au/Ag metal layer formed on a bottom surface of said dice of the second substrate;

preparing a first substrate disposed under the bottom surface of said dice of the second substrate;

using a laser to cut a backside of the first substrate to form an opening hole;

sputtering metal on an outside of said Au or Au/Ag metal layer of said die, and forming a metal layer to fill the opening hole of said first substrate; and

forming a wiring circuit on a bottom surface of said metal layer of said first substrate.

2. The method of claim 1 , wherein said Au or Au/Ag metal layer formed on the bottom surface of said die of the second substrate is formed in wafer process.

3. The method of claim 1 , wherein an exposure area of the opening hole is smaller than a size of said die.

4. The method of claim 1 , wherein said wiring circuit includes CCL Cu and E-plating Cu.

5. The method of claim 1 , further comprising to form a lens on a top of die and second substrate for light emitting package application.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 1, 2024
From: YANG, WEN-KUN
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.
Reel/Frame 069442/0676 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 20, 2024
From: KING DRAGON INTERNATIONAL INC.
To: YANG, WEN-KUN
Reel/Frame 068342/0719 →
Continuity (3)
Division 12591812 · Dec 2, 2009
Continuation In Part 12232847 · Sep 25, 2008
Related Publication 20110256714A1 · Oct 20, 2011