IP Library Granted Patent US 8,614,508
Granted Patent B2
US 8,614,508 · App. 13/239,373 · Granted Dec 24, 2013

Integrated circuit system with test pads and method of manufacture thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,614,508
App. No.
13/239,373
Granted
Dec 24, 2013
Kind
B2
Abstract

A method of manufacture of an integrated circuit system includes: providing a substrate having a test pad with element pads; forming a conductive layer over the test pad, the conductive layer having element layers directly on the element pads; and mounting an integrated circuit over the substrate.

Claims (30)

1. A method of manufacture of an integrated circuit system comprising:

providing a substrate having a test pad with a gap between element pads, the element pads having top surfaces and non-horizontal surfaces intersecting the top surfaces;

forming a conductive layer over the test pad, the conductive layer having element layers directly on the top surfaces and portions of the non-horizontal surfaces; and

mounting an integrated circuit over the substrate.

2. The method as claimed in claim 1 wherein forming the conductive layer includes forming the conductive layer having a bridge connected to one of the element layers and another of the element layers.

3. The method as claimed in claim 1 wherein providing the substrate includes providing the substrate having the element pads with rectangular shapes.

4. The method as claimed in claim 1 wherein providing the substrate includes providing the substrate having the element pads with circular shapes.

5. The method as claimed in claim 1 wherein providing the substrate includes providing the substrate having the element pads with triangular shapes.

6. A method of manufacture of an integrated circuit system comprising:

providing a substrate having a test pad with a gap between element pads, the element pads having top surfaces and non-horizontal surfaces intersecting the top surfaces;

forming a conductive layer over the test pad, the conductive layer having element layers directly on the top surfaces and portions of the non-horizontal surfaces;

mounting an integrated circuit over the substrate; and

attaching a system connector to the substrate.

7. The method as claimed in claim 6 wherein forming the conductive layer includes forming the conductive layer having a bridge connected to one of the element layers and another of the element layers, the bridge directly over the gap.

8. The method as claimed in claim 6 wherein providing the substrate includes providing the substrate having an area array of the element pads with rectangular shapes.

9. The method as claimed in claim 6 wherein providing the substrate includes providing the substrate having the gap between the element pads with circular shapes.

10. The method as claimed in claim 6 wherein providing the substrate includes providing the substrate having the element pads with shapes of a right triangle.

11. An integrated circuit system comprising:

a substrate having a test pad with a gap between element pads, the element pads having top surfaces and non-horizontal surfaces intersecting the top surfaces;

a conductive layer over the test pad, the conductive layer having element layers directly on the top surfaces and portions of the non-horizontal surfaces; and

an integrated circuit over the substrate.

12. The system as claimed in claim 11 wherein the conductive layer includes a bridge connected to one of the element layers and another of the element layers.

13. The system as claimed in claim 11 wherein the substrate includes the element pads with rectangular shapes.

14. The system as claimed in claim 11 wherein the substrate includes the element pads with circular shapes.

15. The system as claimed in claim 11 wherein the substrate includes the element pads with triangular shapes.

16. The system as claimed in claim 11 further comprising a system connector attached to the substrate.

17. The system as claimed in claim 16 wherein the conductive layer includes a bridge connected to one of the element layers and another of the element layers, the bridge directly over the gap.

18. The system as claimed in claim 16 wherein the substrate includes an area array of the element pads with rectangular shapes.

19. The system as claimed in claim 16 wherein the substrate includes the gap between the element pads with circular shapes.

20. The system as claimed in claim 16 wherein the substrate includes the element pads with shapes of a right triangle.

Assignments (3)
CORRECTIVE ASSIGNMENT TO CORRECT THE CORRECT THE SPELLING OF ASSIGNEE'S NAME FROM "STATS CHIPPAC PTE. LTE>" TO "STATS CHIPPAC PTE. LTD" PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0219. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 1, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064803/0300 →
RELEASE OF SECURITY INTEREST Recorded Jun 5, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052850/0237 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →