IP Library Patent Application 13343347
Patent Application
App. No. 13/343,347

METHOD OF MANUFACTURING CIRCUIT BOARD AND CIRCUIT BOARD MANUFACTURED BY THE METHOD

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
13/343,347
Abstract

A method of manufacturing a circuit board includes: providing a base substrate that comprises a first electrically conductive layer that has an inner circuit pattern formed on at least one surface of the base substrate; attaching a build-up material to the base substrate to insulate the first electrically conductive layer from outside; forming one or more holes at one time in the build-up material attached to the base substrate; forming a stack by curing the build-up material in which the one or more holes are formed; and forming a second electrically conductive layer that has an outer circuit pattern formed on at least one outer surface of the stack. The method may form the holes without drilling.

Claims (36)

1 . A method of manufacturing a circuit board, the method comprising:

providing a base substrate that comprises a first electrically conductive layer that has an inner circuit pattern formed on at least one surface of the base substrate;

attaching a build-up material to the base substrate to insulate the first electrically conductive layer from outside;

forming one or more holes at one time in the build-up material attached to the base substrate;

forming a stack by curing the build-up material in which the one or more holes are formed; and

forming a second electrically conductive layer that has an outer circuit pattern formed on at least one outer surface of the stack.

2 . The method of claim 1 , wherein the build-up material comprises a reinforcing material and a matrix material mixed with the reinforcing material.

3 . The method of claim 2 , wherein the reinforcing material comprises at least one of a glass fabric and a silica-based filler, and the matrix material comprises pre-cured epoxy.

4 . The method of claim 3 , wherein the forming the stack comprises cross-linking pre-cured epoxies together.

5 . The method of claim 1 , wherein a process temperature when the build-up material is cured is higher than a process temperature when the build-up material is attached to the base substrate.

6 . The method of claim 1 , wherein the forming the one or more holes comprises forming the one or more holes by using wet etching that removes portions of the build-up material at portions where the one or holes are to be formed by using a solution.

7 . The method of claim 6 , wherein the solution is a glass etching agent.

8 . The method of claim 6 , wherein the forming the one or more holes comprises:

removing the matrix material included in the build-up material at the portions where the one or more holes are to be formed by using a first solution; and

removing the reinforcing material included in the build-up material at the portions where the one or more holes are to be formed by using a second solution.

9 . The method of claim 1 , wherein a metal layer is formed on the at least one outer surface of the stack.

10 . The method of claim 9 , further comprising removing the metal layer in the portions where the one or more holes are to be formed, before the forming the one or more holes.

11 . The method of claim 1 , wherein the second electrically conductive layer on which the outer circuit pattern is formed is formed by using tenting, a modified semi-additive process (MSAP) or a semi-additive process (SAP).

12 . The method of claim 1 , further comprising, after the forming the stack, filling conductive paste in the one or more holes or plating inner walls of the one or more holes with a metal material.

13 . A method of manufacturing a circuit board, the method comprising:

preparing a build-up material that has both surfaces to which electrically conductive layers are attached;

forming one or more openings in the electrically conductive layers so that the build-up material is exposed;

forming one or more holes corresponding to the one or more openings in the build-up material at one time;

forming a stack by curing the build-up material in which the one or more holes are formed; and

forming circuit patterns on both surfaces of the stack.

14 . The method of claim 13 , wherein the build-up material comprises a reinforcing material and a matrix material mixed with the reinforcing material.

15 . The method of claim 14 , wherein the reinforcing material comprises at least one of a glass fabric and a silica-based filler, and the matrix material comprises pre-cured epoxy.

16 . The method of claim 15 , wherein the forming the stack comprises cross-linking pre-cured epoxies together.

17 . The method of claim 13 , wherein a process temperature when the build-up material is cured is higher than a process temperature when the electrically conductive layers are attached to the build-up material.

18 . The method of claim 13 , wherein the forming the one or more holes comprises forming the one or more holes by using wet etching that removes portions of the build-up material where the one or more holes are to be formed by using a solution.

19 . The method of claim 18 , wherein the solution comprises a glass etching agent.

20 . The method of claim 18 , wherein the forming the one or more holes comprises:

removing the matrix material included in the build-up material at the portions where the one or more holes are to be formed by using a first solution; and

removing the reinforcing material included in the build-up material at the portions where the one or more holes are to be formed by using a second solution.

21 . A circuit board manufactured by the method of claim 1 .

22 . A circuit board manufactured by the method of claim 13 .

Assignments (3)
CHANGE OF NAME Recorded Apr 21, 2015
From: MDS CO. LTD.
To: HAESUNG DS CO., LTD.
Reel/Frame 035475/0415 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 16, 2014
From: SAMSUNG TECHWIN CO., LTD.
To: MDS CO. LTD.
Reel/Frame 033327/0442 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 4, 2012
From: LEE, SANG-MIN; KWON, SOON-CHUL
To: SAMSUNG TECHWIN CO., LTD.
Reel/Frame 027477/0336 →