IP Library Granted Patent US 9,099,175
Granted Patent B1
US 9,099,175 · App. 13/408,367 · Granted Aug 4, 2015

Memory devices and methods for read and write operation to memory elements having dynamic change in property

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,099,175
App. No.
13/408,367
Granted
Aug 4, 2015
Kind
B1
Abstract

A method can include electrically programming memory elements between first and second states; and reading data from the memory elements by applying electrical sense conditions; wherein a memory element in the first state takes a longer time to undergo a change in property under the sense conditions than a memory element in the second state.

Claims (47)

1. A method, comprising:

electrically programming memory elements between first and second states; and

reading data from the memory elements by applying electrical sense conditions; wherein

a memory element in the first state takes a longer time to undergo a change in property under the sense conditions than a memory element in the second state.

2. The method of claim 1 , wherein:

electrically programming a memory element to the second state includes programming the memory element to a low conducting state; and

under the electrical sense conditions, the memory element in the second state changes from the low conducting state to a higher conducting state.

3. The method of claim 2 , wherein:

changing from the low conducting state to the higher conducting state includes a change in conductivity in an ion conducting layer formed between two electrodes of the memory element.

4. The method of claim 1 , wherein:

electrically programming a memory element to the second state includes applying a set voltage of a first polarity, and removing the set voltage once a current through the memory element reaches a reference limit.

5. The method of claim 1 , wherein:

applying the electrical sense conditions includes applying electrical sense conditions that vary in response to at least changes in temperature.

6. The method of claim 5 , wherein:

applying the sense conditions that vary in response to at least changes in temperature includes any selected from the group of: varying a number of read electrical pulses applied to memory elements; varying an amplitude of an electrical read bias applied to the memory elements.

7. The method of claim 1 , wherein:

each memory element comprises an ion conducting layer formed between two electrodes.

8. The method of claim 1 , wherein:

reading data from the memory elements includes determining a data value stored in a memory element based on differences in a length of time required to cause the property of the cell to change during at least two different sense operations.

9. The method of claim 8 , wherein:

reading data from the memory elements includes

charging a first capacitance in the time required for the memory element to change properties in a first sense operation,

charging a second capacitance in the time required for the memory element to change properties in a second sense operation, and

comparing a voltage on the first capacitance to a voltage on the second capacitance following the first and second sense operations.

10. The method of claim 9 , wherein:

charging the first capacitance includes charging a first bit line; and

charging the second capacitance includes charging a second bit line; wherein

the first and second bit lines are coupled to a plurality of memory elements by corresponding access devices.

11. The method of claim 8 , wherein:

reading data from the memory elements includes

generating a first count value corresponding to the time required to cause the property of the memory element to change in one sense operation,

generating a second count value corresponding to the time required to cause the property of the memory element to change in another sense operation, and

comparing the first count value to at least the second count value.

12. The method of claim 1 , wherein:

reading data from the memory elements includes

applying the electrical sense conditions to the memory element,

removing the electrical sense conditions once a change in property of the memory element has been detected, and

generating an output data value corresponding to the time between application of the electrical sense conditions and the detection in the change in property.

13. The method of claim 1 , wherein:

electrically programming a memory element to the second state includes applying a set voltage of a first polarity across the memory element, and removing the set voltage once a current through the memory element reaches a reference limit; and

electrically programming a memory element to the first state includes applying a reset voltage of a second polarity across the memory element, without monitoring a current through the memory element.

14. The method of claim 13 , wherein:

electrically programming the memory element to the second state includes coupling the memory element in series with a current sense amplifier, the current sense amplifier having a first input coupled to the memory element and a second input coupled to a reference current at the reference limit.

15. The method of claim 14 , wherein:

electrically programming the memory element to the second state includes

disconnecting the current sense amplifier from the memory element, and

applying the reset voltage to the memory element for a predetermined amount of time.

Assignments (8)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 20, 2023
From: RENESAS DESIGN US INC. (FORMERLY KNOWN AS DIALOG SEMICONDUCTOR US INC. AS SUCCESSOR-IN-INTEREST TO ADESTO TECHNOLOGIES CORPORATION AND ARTEMIS ACQUISITION, LLC)
To: GLOBALFOUNDRIES U.S. INC.
Reel/Frame 063118/0352 →
RELEASE OF SECURITY INTEREST Recorded Sep 24, 2019
From: OBSIDIAN AGENCY SERVICES, INC., AS COLLATERAL AGENT
To: ADESTO TECHNOLOGIES CORPORATION; ARTEMIS ACQUISITION LLC
Reel/Frame 050480/0836 →
RELEASE OF SECURITY INTEREST Recorded May 9, 2019
From: OPUS BANK
To: ADESTO TECHNOLOGIES CORPORATION; ARTEMIS ACQUISITION LLC
Reel/Frame 049125/0970 →
SECURITY INTEREST Recorded May 8, 2018
From: ADESTO TECHNOLOGIES CORPORATION; ARTEMIS ACQUISITION LLC
To: OBSIDIAN AGENCY SERVICES, INC., AS COLLATERAL AGENT
Reel/Frame 046105/0731 →
SECURITY INTEREST Recorded May 22, 2015
From: ADESTO TECHNOLOGIES CORPORATION; ARTEMIS ACQUISITION LLC
To: OPUS BANK
Reel/Frame 035754/0580 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 17, 2014
From: HOLLMER, SHANE CHARLES; GILBERT, NAD EDWARD
To: ADESTO TECHNOLOGIES CORPORATION
Reel/Frame 033551/0026 →
RELEASE OF SECURITY INTEREST Recorded Oct 15, 2013
From: OPUS BANK
To: ADESTO TECHNOLOGIES CORPORATION; ARTEMIS ACQUISITION LLC
Reel/Frame 031414/0232 →
SECURITY AGREEMENT Recorded Oct 8, 2012
From: ADESTO TECHNOLOGIES CORPORATION; ARTEMIS ACQUISITION LLC
To: OPUS BANK
Reel/Frame 029090/0922 →