IP Library Granted Patent US 8,569,112
Granted Patent B2
US 8,569,112 · App. 13/425,277 · Granted Oct 29, 2013

Integrated circuit packaging system with encapsulation and leadframe etching and method of manufacture thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,569,112
App. No.
13/425,277
Granted
Oct 29, 2013
Kind
B2
Abstract

A method of manufacture of an integrated circuit packaging system includes: providing a leadframe having a mounting region; applying a mounting structure in the mounting region; mounting an integrated circuit die on the mounting structure; forming an encapsulation on the integrated circuit die and having an encapsulation cavity, the encapsulation cavity shaped by the mounting structure; forming a lead having a lead protrusion from the leadframe, the lead protrusion below a horizontal plane of the integrated circuit die; and removing the mounting structure for exposing the integrated circuit die.

Claims (32)

1. A method of manufacture of an integrated circuit packaging system comprising:

providing a leadframe having a mounting region;

applying a mounting structure in the mounting region;

mounting an integrated circuit die on the mounting structure;

forming an encapsulation on the integrated circuit die and having an encapsulation cavity, the encapsulation cavity shaped by the mounting structure;

forming a lead having a lead protrusion from the leadframe, the lead protrusion below a horizontal plane of a bottom of the integrated circuit die; and

completely removing the mounting structure for exposing the bottom of the integrated circuit die.

2. The method as claimed in claim 1 wherein forming the encapsulation includes forming the encapsulation cavity having a cavity horizontal dimension larger than a die horizontal dimension of the integrated circuit die.

3. The method as claimed in claim 1 wherein forming the encapsulation includes forming the encapsulation cavity having the lead protrusion extend to the encapsulation cavity.

4. The method as claimed in claim 1 further comprising:

providing a base substrate;

mounting a base integrated circuit to the base substrate; and

mounting the base substrate to the lead with the base integrated circuit in the encapsulation cavity and the integrated circuit die over the base integrated circuit.

5. The method as claimed in claim 1 wherein:

providing the leadframe includes providing the leadframe having a leadframe hole at the mounting region; and

further comprising:

applying a lead tape to a leadframe bottom side of the leadframe; and

removing the lead tape for exposing the mounting structure.

6. A method of manufacture of an integrated circuit packaging system comprising:

providing a leadframe having a mounting region and plating a lead;

applying a mounting structure in the mounting region;

mounting an integrated circuit die on the mounting structure;

forming an encapsulation on the integrated circuit die and having an encapsulation cavity, the encapsulation cavity shaped by the mounting structure;

forming the lead having a lead protrusion from the leadframe, the lead protrusion below a horizontal plane of a bottom of the integrated circuit die; and

completely removing the mounting structure for exposing the bottom of the integrated circuit die.

7. The method as claimed in claim 6 wherein forming the lead includes forming the lead partially in the encapsulation with only a portion of the lead at a lead bottom side exposed from the encapsulation.

8. The method as claimed in claim 6 wherein forming the encapsulation includes forming the encapsulation cavity bounded by a cavity sidewall, the cavity sidewall is orthogonal to the horizontal plane of the integrated circuit die.

9. The method as claimed in claim 6 further comprising connecting a chip interconnect between the integrated circuit die and the lead.

10. The method as claimed in claim 6 wherein:

providing the leadframe includes providing a thin leadframe layer for mounting the mounting structure thereon; and

further comprising:

removing the thin leadframe layer with an etching process.

Assignments (5)
CORRECTIVE ASSIGNMENT TO CORRECT THE CORRECT THE SPELLING OF ASSIGNEE'S NAME FROM "STATS CHIPPAC PTE. LTE," TO "STATS CHIPPAC PTE. LTD." PREVIOUSLY RECORDED AT REEL: 038401 FRAME: 0532. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 1, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064803/0109 →
RELEASE OF SECURITY INTEREST Recorded Jun 5, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052850/0237 →
CHANGE OF NAME Recorded Apr 11, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038401/0532 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 2, 2012
From: DO, BYUNG TAI; TRASPORTO, ARNEL SENOSA; CHUA, LINDA PEI EE
To: STATS CHIPPAC LTD.
Reel/Frame 027969/0910 →