IP Library Granted Patent US 8,916,978
Granted Patent B2
US 8,916,978 · App. 13/613,890 · Granted Dec 23, 2014

Interconnect structure and method of fabricating

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,916,978
App. No.
13/613,890
Granted
Dec 23, 2014
Kind
B2
Abstract

An interconnect structure is provided which comprises a semiconductor substrate; a patterned and cured photoresist wherein the photoresist contains a low k dielectric substitutent and contains a fortification layer on its top and sidewall surfaces forming vias or trenches; and a conductive fill material in the vias or trenches. Also provided is a method for fabricating an interconnect structure which comprises depositing a photoresist onto a semiconductor substrate, wherein the photoresist contains a low k dielectric constituent; imagewise exposing the photoresist to actinic radiation; then forming a pattern of vias or trenches in the photoresist; surface fortifying the pattern of vias or trenches proving a fortification layer on the top and sidewalls of the vias or trenches; curing the pattern of vias or trenches thereby converting the photoresist into a dielectric; and filling the vias and trenches with a conductive fill material.

Claims (23)

1. An interconnect structure comprising:

a semiconductor substrate;

a patterned and cured photoresist wherein the photoresist contains a low k dielectric constituent and contains a fortification layer on its top and sidewall surfaces forming vias or trenches, wherein the fortification layer has a thickness of about 2% to about 20% of the thickness of the photoresist; and

a conductive fill material in the vias or trenches.

2. The interconnect structure according to claim 1 being a single damascene structure.

3. The interconnect structure according to claim 1 wherein the fortification layer has a thickness of about 1 nanometer to about 500 nanometer.

4. A dual damascene structure comprising:

a semiconductor substrate;

a first patterned and cured first photoresist wherein the first photoresist contains a low k dielectric constituent and contains a first fortification layer on its top and sidewall surfaces forming first vias or trenches, wherein the first fortification layer has a thickness of about 2% to about 20% of the thickness of the photoresist;

a second patterned and cured second photoresist located on top the first photoresist wherein the second photoresist contains a low k dielectric constituent and contains a second fortification layer on its top and sidewall surfaces forming second vias or trenches not formed in the first photoresist, wherein the fortification layer has a thickness of about 2% to about 20% of the thickness of the photoresist; and

a conductive fill material in the first and second vias and trenches.

5. The interconnect structure according to claim 1 further comprising a patterned antireflective coating present beneath the patterned and cured low-k material.

6. The interconnect structure according to claim 1 wherein the patterned and cured low-k material is a cured photoresist comprising a polymer, a copolymer, or a blend including at least two of any combination of polymers and/or copolymers, wherein said polymers include one monomer and said copolymers include at least two monomers and wherein said monomers of said polymers and said momoners of said copolymers are selected from a siloxane, silane, carbosilane, oxycarbosilane, silsesquioxane, alkyltrialkoxysilane, tetra-alkoxysilane, unsaturated alkyl substituted silsesquioxane, unsaturated alkyl substituted siloxane, unsaturated alkyl substituted silane, an unsaturated alkyl substituted carbosilane, unsaturated alkyl substituted oxycarbosilane, carbosilane substituted silsesquioxane, carbosilane substituted siloxane, carbosilane substituted silane, carbosilane substituted carbosilane, carbosilane substituted oxycarbosilane, oxycarbosilane substituted silsesquioxane, oxycarbosilane substituted siloxane, oxycarbosilane substituted silane, oxycarbosilane substituted carbosilane, and oxycarbosilane substituted oxycarbosilane.

7. The interconnect structure according to claim 6 wherein the fortification layer has a thickness of about 1 nanometer to about 500 nanometer.

8. The interconnect structure according to claim 5 wherein the fortification layer has a thickness of about 1 nanometer to about 500 nanometer.

9. The interconnect structure according to claim 4 wherein each of the first and second fortification layers has a thickness of about 1 nanometer to about 500 nanometer.

10. The interconnect structure according to claim 4 wherein each of the cured first and second photoresists comprises a polymer, a copolymer, or a blend including at least two of any combination of polymers and/or copolymers, wherein said polymers include one monomer and said copolymers include at least two monomers and wherein said monomers of said polymers and said momoners of said copolymers are selected from a siloxane, silane, carbosilane, oxycarbosilane, silsesquioxane, alkyltrialkoxysilane, tetra-alkoxysilane, unsaturated alkyl substituted silsesquioxane, unsaturated alkyl substituted siloxane, unsaturated alkyl substituted silane, an unsaturated alkyl substituted carbosilane, unsaturated alkyl substituted oxycarbosilane, carbosilane substituted silsesquioxane, carbosilane substituted siloxane, carbosilane substituted silane, carbosilane substituted carbosilane, carbosilane substituted oxycarbosilane, oxycarbosilane substituted silsesquioxane, oxycarbosilane substituted siloxane, oxycarbosilane substituted silane, oxycarbosilane substituted carbosilane, and oxycarbosilane substituted oxycarbosilane.

11. The interconnect structure according to claim 1 , wherein the fortification layer has a thickness of about 3% to about 10% of the thickness of the photoresist.

12. The interconnect structure according to claim 11 , which further comprises a dielectric cap layer directly on top of the fortification layer and conductive fill material.

13. The interconnect structure according to claim 11 , which further comprises a dielectric cap layer directly on top of the fortification layer and conductive fill material.

14. The interconnect structure according to claim 4 , wherein each of the first and second fortification layers has a thickness of about 3% to about 10% of the thickness of the photoresist.

15. The interconnect structure according to claim 14 , which further comprises a dielectric cap layer directly on top of the second fortification layer and conductive fill material.

16. The interconnect structure according to claim 4 , which further comprises a dielectric cap layer directly on top of the second fortification layer and conductive fill material.

Assignments (4)
RELEASE OF SECURITY INTEREST Recorded Nov 20, 2020
From: WILMINGTON TRUST, NATIONAL ASSOCIATION
To: GLOBALFOUNDRIES INC.
Reel/Frame 054636/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 27, 2019
From: GLOBALFOUNDRIES INC.
To: ALSEPHINA INNOVATIONS INC.
Reel/Frame 049612/0211 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 5, 2015
From: GLOBALFOUNDRIES U.S. 2 LLC; GLOBALFOUNDRIES U.S. INC.
To: GLOBALFOUNDRIES INC.
Reel/Frame 036779/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2015
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: GLOBALFOUNDRIES U.S. 2 LLC
Reel/Frame 036550/0001 →