IP Library Granted Patent US 8,916,437
Granted Patent B2
US 8,916,437 · App. 13/757,597 · Granted Dec 23, 2014

Insulated gate field effect transistor having passivated schottky barriers to the channel

Inventors: Daniel E. Grupp (San Francisco, CA); Daniel J. Connelly (San Francisco, CA)
Assignee: Acorn Technologies, Inc.
H01L29/7827H01L29/66143H01L29/4908H01L29/78H01L29/66795H01L29/66636H01L29/812Y10S438/958H01L29/8126H01L29/78696H01L29/456H01L29/7839H01L29/47H01L29/0895H01L29/785H01L29/66643H01L29/66666H01L29/66772H01L21/28537
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,916,437
App. No.
13/757,597
Granted
Dec 23, 2014
Kind
B2
Abstract

A transistor having at least one passivated Schottky barrier to a channel includes an insulated gate structure on a p-type substrate in which the channel is located beneath the insulated gate structure. The channel and the insulated gate structure define a first and second undercut void regions that extend underneath the insulated gate structure toward the channel from a first and a second side of the insulated gate structure, respectively. A passivation layer is included on at least one exposed sidewall surface of the channel, and metal source and drain terminals are located on respective first and second sides of the channel, including on the passivation layer and within the undercut void regions beneath the insulated gate structure. At least one of the metal source and drain terminals comprises a metal that has a work function near a valence band of the p-type substrate.

Claims (10)

1. A method of fabricating a transistor, comprising:

forming an insulated gate structure on a p-type substrate;

forming a channel beneath the insulated gate structure such that the channel and the insulated gate structure define a first and a second undercut void region that extend underneath the insulated gate structure toward the channel from a first and a second side of the insulated gate structure, respectively;

forming a passivation layer on at least one exposed sidewall surface of the channel, wherein forming the passivation layer includes forming a separation layer between the at least one exposed sidewall surface of the channel and a passivating material included in the passivation layer, the separation layer comprising a material different than the passivating material; and

forming a metal source and a metal drain terminal on a first and a second side of the channel, respectively, including on the passivation layer and within the undercut void regions beneath the insulated gate stricture, at least one of the metal source and drain terminals comprising a metal that has a work function near a valence band of the p-type substrate.

2. A transistor, comprising;

an insulated gate structure on a p-type substrate;

a channel beneath the insulated gate structure, the channel and the insulated gate structure defining a first and a second undercut void region that extend underneath the insulated gate structure toward the channel from a first and a second side of the insulated gate structure, respectively;

passivation layer on at least one exposed, sidewall surface of the channel, wherein the passivation layer includes a separation layer between the at least one exposed sidewall surface of the channel and a passivating material included in the passivation layer, the separation layer comprising a material different than the passivating material; and

a metal source and a metal drain terminal on a first and a second side of the channel, respectively, including on the passivation layer and within the undercut void regions beneath the insulated gate structure, at least one of the metal source and drain terminals comprising a metal that has a work function near a valence band of the p-type substrate.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 26, 2024
From: ACORN SEMI, LLC
To: OAK IP, LLC
Reel/Frame 069681/0837 →
RELEASE OF SECURITY INTEREST Recorded Dec 26, 2024
From: THE PETER NORTON LIVING TRUST
To: ACORN SEMI, LLC
Reel/Frame 069792/0173 →
RELEASE OF SECURITY INTEREST Recorded Dec 26, 2024
From: THE PETER NORTON LIVING TRUST
To: ACORN TECHNOLOGIES, INC.
Reel/Frame 069792/0208 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 26, 2019
From: ACORN TECHNOLOGIES, INC.
To: ACORN SEMI, LLC
Reel/Frame 049602/0324 →
SECURITY INTEREST Recorded May 30, 2019
From: ACORN SEMI LLC
To: THE PETER NORTON LIVING TRUST DATED APRIL 28, 1989,
Reel/Frame 049320/0634 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 3, 2014
From: GRUPP, DANIEL E; CONNELLY, DANIEL J
To: ACORN TECHNOLOGIES, INC.
Reel/Frame 034089/0442 →
Continuity (6)
Continuation 13022559 · Feb 7, 2011
Continuation 11403185 · Apr 11, 2006
Continuation 10754966 · Jan 9, 2004
Division 10342576 · Jan 14, 2003
Continuation In Part 10217758 · Aug 12, 2002
Related Publication 20130140629A1 · Jun 6, 2013